MIPI UniPro: Major Differentiating Features, Benefits and Verification Challenges
October 14, 2015
MIPI UniPro is a recent addition to mobile chip-to-chip interconnect technology. It’s got many useful features to meet the requirements of mobile applications. That’s perhaps why Google’s Project Ara has selected MIPI UniPro and MIPI M-PHY as its backbone interconnects.
In this blog post, we describe three differentiating features, benefits and their verification challenges. All the discussion is referenced to MIPI UniPro 1.6.
- Achieving Low power consumption through Power mode changes and hibernation
- Flexibility in chip-to-chip lane routing through Physical Lane mapping
- Enhanced QoS through CPort arbitration & Data link layer pre-emption
To read the full article, click here
Related Semiconductor IP
- SpaceWire Node IP core
- nQrux Secure Boot
- 4K/8K Multiformat IP supporting AV2 decoder
- Ultra Ethernet MAC & PCS 100G/200G/400G/800G
- Ethernet PCS 100G/200G/400G/800G/1.6T
Related Blogs
- MIPI UniPro through eyes of PCI Express
- MIPI UniPro: Comprehensive Verification Checklist
- MIPI Unipro Transport Layer (L4) - An Introduction
- Technical Comparison: MIPI UniPro 1.6 vs MIPI UniPro 1.41
Latest Blogs
- A Repeatable Framework for Hardware Security Assurance
- Inside the SiFive Performance™ P570 Gen 3: High Performance Efficiency for Next-Generation Consumer and Commercial Applications
- What the steam engine can teach us about modern chip design
- Automotive silicon in the era of AI, functional safety, and cybersecurity
- JPEG XS Officially Joins GenICam, The Machine Vision Standard Managed By EMVA