Lowering Energy Consumption in Always-on IoT Designs
October 22, 2015
As a lead design engineer on the Tensilica R&D team, Dr. Avinash Lingamneni certainly understands the trials and tribulations of developing always-on applications for the Internet of Things (IoT), wearable, and wireless markets. His team develops Cadence’s Tensilica Fusion DSP. Over the summer, Avinash, who has a Ph.D. in electrical and computer engineering from Rice University, discussed energy-efficient signal processing for IoT applications at the Linley IoT Conference. Afterwards, we sat down to discuss IoT processors, cognitive layering, and Avinash's unique approach to lowering energy consumption in computers. Listen in.
To read the full article, click here
Related Blogs
- How to Design to the "Always-on" IoT Imperative
- Next-Gen Cadence Tensilica Vision Processor Core Claims Big Performance, Energy Consumption Gains
- Energy Efficient Designs with MIPI
- Always-On IoT - FDSOI's Always Better? What About Wafers? (Questions from Shanghai)
Latest Blogs
- Embedded Security explained: Advanced Encryption Standard (AES)
- Cadence Demonstrates PCIe 8.0 PHY at PCI-SIG DevCon 2026
- Cadence Achieves Successful Silicon Validation of 1st IP Test Chips on Intel 18A
- From Classical CAN and CAN FD to CAN XL: Functional Safety and Security for Next-Generation In-Vehicle Communication
- Accelerating Embedded Memory Performance with 16-bit xSPI PSRAM IP