Lowering Energy Consumption in Always-on IoT Designs
October 22, 2015
As a lead design engineer on the Tensilica R&D team, Dr. Avinash Lingamneni certainly understands the trials and tribulations of developing always-on applications for the Internet of Things (IoT), wearable, and wireless markets. His team develops Cadence’s Tensilica Fusion DSP. Over the summer, Avinash, who has a Ph.D. in electrical and computer engineering from Rice University, discussed energy-efficient signal processing for IoT applications at the Linley IoT Conference. Afterwards, we sat down to discuss IoT processors, cognitive layering, and Avinash's unique approach to lowering energy consumption in computers. Listen in.
To read the full article, click here
Related Semiconductor IP
- Highly scalable performance for classic and generative on-device and edge AI solutions
- MIPI CSI-2 TX Controller
- 1.6T Ultra Ethernet Controller
- HBM4E PHY and controller
- HBM3 PHY
Related Blogs
- How to Design to the "Always-on" IoT Imperative
- Next-Gen Cadence Tensilica Vision Processor Core Claims Big Performance, Energy Consumption Gains
- Energy Efficient Designs with MIPI
- Always-On IoT - FDSOI's Always Better? What About Wafers? (Questions from Shanghai)
Latest Blogs
- IDS-NoC: A Scalable Interconnect Solution for Modern SoC Design
- Leading-edge AI IC designs demand comprehensive HAV methodologies
- Beyond the Fab: Building Europe’s Next Generation of Semiconductor Champions
- AI Semiconductor Design at 3nm and 2nm: Silicon-Proven IP
- Samsung Foundry and Cadence Expand Infrastructure and Physical AI Solution