Next-Gen Cadence Tensilica Vision Processor Core Claims Big Performance, Energy Consumption Gains
In 2013, Tensilica (subsequently acquired by Cadence) released its second-generation image processing IP core, the IVP, which also supported modest computer vision capabilities (Figure 1). One year later came the IVP-EP, which supported increased data precision flexibility, boosting overall performance in many applications and therefore further expanding the core's vision processing function reach. And in October of this year, Cadence further extended the product line, unveiling its latest Tensilica Vision P5 DSP.
The Vision P5's memory interface represents one of the more notable architecture upgrades compared to its predecessors. While its 1,024-bit bus width is unchanged, its effective bandwidth is significantly increased, according to product line director Dennis Crespo.
To read the full article, click here
Related Semiconductor IP
- Real-time Pixel Processor for Vision applications
- Real-time Pixel Processor for Vision applications
- Real-time Pixel Processor for Vision applications
- Image signal processor to advance vision systems for IoT and embedded markets
- Vision AI DSP
Related Blogs
- Synopsys Fields Processor Core for Neural Network Computer Vision Applications
- Tensilica Vision P6 Processor Core Adopts Deep Learning-Focused Enhancements
- The CEVA-XM6 Vision Processor Core Boosts Performance for Embedded Deep Learning Applications
- ARM Cortex-A15 - does this processor IP core need a new category ... Superstar IP?
Latest Blogs
- IDS-NoC: A Scalable Interconnect Solution for Modern SoC Design
- Leading-edge AI IC designs demand comprehensive HAV methodologies
- Beyond the Fab: Building Europe’s Next Generation of Semiconductor Champions
- AI Semiconductor Design at 3nm and 2nm: Silicon-Proven IP
- Samsung Foundry and Cadence Expand Infrastructure and Physical AI Solution