Link Training: Establishing Link Communication Between DisplayPort Source and Sink Devices
March 24, 2015
Link training is the first stepping stone to enabling the communication channel between source and sink devices. This is where the electrical characteristics of the link along with the bitrate are fixed, and are subsequently used for the data transfers. Here the challenge for the verification engineers lies in verifying the designs for numerous combinations that are possible in the link training process.
Link training between DisplayPort source and sink devices consists of two distinct tasks that must be completed successfully and in sequence, to establish the link before frame transfers can be initiated by the source.
To read the full article, click here
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related Blogs
- Understanding USB4 Retimers and Their Role in Gen2 and Gen3 - Link Training
- Is The ARM-Globalfoundries Link Significant?
- HBM2E targets AI/ML training
- Addressing Heterogenous Verification and Validation Requirements for Compute Express Link (CXL) Designs Using Synopsys Protocol Continuum
Latest Blogs
- Tape-Out Readiness Checklist: Engineering Decisions That Prevent Costly Respins
- How Cadence DSPs Put In-Cabin AI Audio On-Chip in SemiDrive's X10
- The Fastest Path to Scalable Photonic Systems: Using Proven IP for both PIC and EIC designs
- Building Trusted AI Agents from the Silicon Root of Trust
- Heterogeneous Computing in Space