Key Advantages of Synopsys Memory VIP Architecture
February 6, 2015
Following on his recent talk about why Synopsys chose a SystemVerilog Architecture for interface VIP, here Synopsys R&D Director Bernie DeLay talks about how a similar architecture based on SystemVerilog for Memory VIP brings some key advantages for verifying the memory interfaces in your SoC design and memory controller IP
Related Semiconductor IP
- Verification IP for eUSB 2 v2 and USB 2.0
- AFDX 1G Switch IP
- AFDX 1G End-System IP
- Simplified Integration USB PD Capable Type-C Sink IP
- eFPGA on GlobalFoundries GF12LPP
Related Blogs
- NAND Flash Memory - Key Element For Your Multi-Die Systems Verification - Part 1
- The Importance of Memory Architecture for AI SoCs
- Verification of UALink (UAL) and Ultra Ethernet (UEC) Protocols for Scalable HPC/AI Networks using Synopsys VIP
- Next Generation Memory Technology for Graphics, Networking and HPC
Latest Blogs
- Relationship between architecture and validation in system design
- The Post-Quantum Cryptography Mandate: Building Cryptographically Agile Systems for the Quantum Era
- Demystify Address Translation Services (ATS) in PCIe 6.0
- Addressing DV Professionals’ Need to Reduce Verification Errors in Complex Designs
- Ethernet Auto-Negotiation: Enabling Seamless Link Optimization