Key Advantages of Synopsys Memory VIP Architecture
February 6, 2015
Following on his recent talk about why Synopsys chose a SystemVerilog Architecture for interface VIP, here Synopsys R&D Director Bernie DeLay talks about how a similar architecture based on SystemVerilog for Memory VIP brings some key advantages for verifying the memory interfaces in your SoC design and memory controller IP
Related Semiconductor IP
- RISC-V Display Connectivity Subsystem (DCS)
- AES-GCM - Authenticated Encryption and Decryption
- AES-GCM Authenticated Encryption and Decryption
- AES-GCM - Authenticated Encryption and Decryption
- Verification IP for C-PHY
Related Blogs
- NAND Flash Memory - Key Element For Your Multi-Die Systems Verification - Part 1
- The Importance of Memory Architecture for AI SoCs
- Verification of UALink (UAL) and Ultra Ethernet (UEC) Protocols for Scalable HPC/AI Networks using Synopsys VIP
- Next Generation Memory Technology for Graphics, Networking and HPC