JEDEC UFS Verification: Secret Of Our Success
February 10, 2015
About a year ago, we were the first to launch a complete JEDEC UFS STACK VIP solution. And we are proud today to announce its success! In the last one year, our JEDEC UFS verification solution has been adopted by top semiconductor companies across the world. Hence it has become a very mature solution that has been rigorously tested. Interestingly, a few companies adopted our JEDEC UFS Verification IP stack as a second VIP. They were surprised to see Arrow Devices VIP being able to catch numerous bugs in a design that was pre-verified using VIPs from major VIP vendors!
Related Semiconductor IP
- Mesochronous Bridge for PCIe/CXL
- AI-native GPU
- OpenGMSL Verification IP
- OpenGMSL Leaf IP
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
Related Blogs
- How did JEDEC UFS beat the MIPI CSI3 and DSI2 in adoption race?
- JEDEC UFS Verification - Top 3 Challenges
- Is Your JEDEC UFS Verification Future-Proofed with UME Support?
- JEDEC UFS Cheat Sheet
Latest Blogs
- Automated, Faster Specification to Sign-Off with IDS-AI
- NovaTech Automation Crius PIU: Bringing Conventional Instrument Transformers onto the IEC 61850 Process Bus
- Single Pair Ethernet and TSN: The In-Robot Network Behind the Next Humanoid Robots
- A design path to success exists for ultra-low-voltage SoCs
- Where Routine Flow Ends Veriest Formal Expertise Begins