How did JEDEC UFS beat the MIPI CSI3 and DSI2 in adoption race?
Current trends indicate JEDEC UFS has made it first to market leaving its other counterparts MIPI CSI3 and MIPI DSI2 behind in the race to harness the advantages of MIPI UniPro and MIPI M-PHY.
At Arrow Devices, recently a casual lunch conversation turned in to intense debate on the reasons behind early adoption of JEDEC UFS over the MIPI CSI3 and MIPI DSI2. We compared these three technologies, as all three are end applications that will make use of MIPI UniPro and MIPI M-PHY as its service delivery mechanism.
So what led to the faster adoption of JEDEC UFS over MIPI CSI3 and MIPI DSI2?
Here is what we think on why this has happened…
In a nutshell, it was driven by the broader and higher impact of JEDEC UFS on user experience compared to MIPI CSI3 and MIPI DSI2.
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Blogs
- High Speed Memory in Smart Phones: MIPI UniPro v1.8 for JEDEC UFS v3.0
- MIPI CSI3 Verification - Top 3 Challenges
- JEDEC UFS Verification - Top 3 Challenges
- Doing JEDEC or MIPI IP Verification? Here Are Some Test Plans
Latest Blogs
- Beyond Trusted: What the NSA’s New Guidance Means for Hardware Security
- A scalable, shader-programmable vector graphics GPU core for low-power MCUs
- Navigating ISO 26262 Part 11: A Guide for Semiconductor Architects
- Embedded Security explained: Digital signatures
- Hardware security verification must go beyond functional testing