Doing JEDEC or MIPI IP Verification? Here Are Some Test Plans
March 24, 2014
JEDEC and MIPI technologies are really HOT this year! MIPI has built a formidable "engine" in MIPI UniPro and MIPI M-PHY - that can be harnessed by technologies like JEDEC UFS, MIPI CSI-3 and MIPI DSI-2.
Given the popularity of these technologies, it is important for IP developers to race till the finish line. We have taken some of the stress out of IP development by providing Free Downloadable Test Plans for select MIPI and JEDEC protocols. Get a head start over competition!
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Blogs
- How did JEDEC UFS beat the MIPI CSI3 and DSI2 in adoption race?
- High Speed Memory in Smart Phones: MIPI UniPro v1.8 for JEDEC UFS v3.0
- Arasan MIPI CSI-2-RX IP Verification Using Questa VIPs
- Industry's First Verification IP for Arm AMBA CHI-G
Latest Blogs
- Beyond Trusted: What the NSA’s New Guidance Means for Hardware Security
- A scalable, shader-programmable vector graphics GPU core for low-power MCUs
- Navigating ISO 26262 Part 11: A Guide for Semiconductor Architects
- Embedded Security explained: Digital signatures
- Hardware security verification must go beyond functional testing