IP Requirements for Verifying CHI-Based Designs
March 5, 2015
Just as IP components offload design effort, verification IP (VIP) components offload verification effort. VIP components are used to monitor traffic and substitute for selected master and slave components to enable controlled stimulus generation and coverage collection within an SoC design. To be effective in verifying CHI-based designs, the VIP must deliver three major capabilities. They are:
- Stimulus generation: Mimicking all possible scenarios to cover the full verification space
- Coherency checking: Ensuring coherency and system compliance with the CHI specification
- Coverage: Measuring functional coverage and ensuring verification completeness
To read the full article, click here
Related Semiconductor IP
- SpaceWire Node IP core
- nQrux Secure Boot
- 4K/8K Multiformat IP supporting AV2 decoder
- Ultra Ethernet MAC & PCS 100G/200G/400G/800G
- Ethernet PCS 100G/200G/400G/800G/1.6T
Related Blogs
- Verifying CXL 3.1 Designs with Synopsys Verification IP
- The Next-Generation UCIe IP Subsystem for Advanced Package Designs
- Cadence Adds 10 New VIP to Strengthen Verification IP Portfolio for AI Designs
- Addressing Heterogenous Verification and Validation Requirements for Compute Express Link (CXL) Designs Using Synopsys Protocol Continuum
Latest Blogs
- A Repeatable Framework for Hardware Security Assurance
- Inside the SiFive Performance™ P570 Gen 3: High Performance Efficiency for Next-Generation Consumer and Commercial Applications
- What the steam engine can teach us about modern chip design
- Automotive silicon in the era of AI, functional safety, and cybersecurity
- JPEG XS Officially Joins GenICam, The Machine Vision Standard Managed By EMVA