IP Requirements for Verifying CHI-Based Designs
March 5, 2015
Just as IP components offload design effort, verification IP (VIP) components offload verification effort. VIP components are used to monitor traffic and substitute for selected master and slave components to enable controlled stimulus generation and coverage collection within an SoC design. To be effective in verifying CHI-based designs, the VIP must deliver three major capabilities. They are:
- Stimulus generation: Mimicking all possible scenarios to cover the full verification space
- Coherency checking: Ensuring coherency and system compliance with the CHI specification
- Coverage: Measuring functional coverage and ensuring verification completeness
To read the full article, click here
Related Semiconductor IP
- NoC Interconnect IP Generator
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
- UCIe-S (Gen2) Compatible PHY for Standard Package (x16) in TSMC N3P, North/South Orientation
- DSP-Based 112G SerDes
Related Blogs
- Verifying CXL 3.1 Designs with Synopsys Verification IP
- The Next-Generation UCIe IP Subsystem for Advanced Package Designs
- Cadence Adds 10 New VIP to Strengthen Verification IP Portfolio for AI Designs
- Securing SoC Reliability with Precision Power-On Reset IP for 0.8V Industrial Designs
Latest Blogs
- Building the engine behind Arm’s silicon shift
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects