Intel Losing Control Of Process Technology
September 13, 2018
Is Intel on the slippery slope to fablessness? It seems an outrageous question to ask about a company co-founded by the progenitor of Moore’s Law.
But this week’s news that it is putting out leading edge chips to foundry on TSMC’s 14nm process shows how precarious is Intel’s control of its process technology.
The latest best guess for Intel’s 10nm process is Q4 2019 – three years later than originally intended.
With 10nm in its sights, obviously Intel doesn’t want to build any more 14nm capacity, but Intel’s 14nm capacity is full and hence the move to TSMC.
But what happens if, next year, Intel doesn’t get its 10nm process to work?
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Blogs
- FD-SOI Can Deliver Leading-Edge European IC Process Technology
- Intel Developer Forum (IDF13): A "Look Inside" the Technology Showcase
- Technology Challenges: Intel, IBM, Xilinx, GlobalFoundries, IMEC
- ST to pull out of IBM Alliance for process technology
Latest Blogs
- Beyond Trusted: What the NSA’s New Guidance Means for Hardware Security
- A scalable, shader-programmable vector graphics GPU core for low-power MCUs
- Navigating ISO 26262 Part 11: A Guide for Semiconductor Architects
- Embedded Security explained: Digital signatures
- Hardware security verification must go beyond functional testing