How to Get High-Performance Simulation with Predictable Capacity Uplift in the Cloud
Expect the Unexpected
A deeply embedded and complex bug is discovered and it’s going to require significant engineering rework. Coding rework starts, then the demand for simulation balloons, way beyond your current simulation capacity. Not enough compute, and insufficient licenses… Panic.
Or, maybe, imagine this: Today, your engineering stack offers enough compute and simulation licenses to cover predictable verification needs. Everyone is happy! The CEO and team have an off-site, and their new growth plans define a new product to add to the roadmap. Knock-on costs have been superficially explored, but the CFO is not planning on a major expense to expand on-prem compute capacity… Panic.
Both dilemmas could be real and many of you reading this will have come across variations of these themes. They all add up to the same thing: predicting capacity for compute, simulation, emulation, licenses, and FPGAs needs to be more like a science than an art.
This time we are going to focus on simulation, so the cloud is the obvious answer and would certainly help the engineering teams in these examples. However, saying “let’s move simulation to cloud” it is not the same as knowing how to do it. As Einstein said,
“Problems cannot be solved by thinking within the framework in which the problems were created.”
Synopsys Cloud Verification Instance, designed for simulation, is a new framework in which some of the old challenges can be managed in a more effective way, especially for smaller companies with engineering teams operating within very constrained resources and skill assets.
To read the full article, click here
Related Semiconductor IP
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
- UCIe-S (Gen2) Compatible PHY for Standard Package (x16) in TSMC N3P, North/South Orientation
- DSP-Based 112G SerDes
- XTAL oscillator in TSMC-7nm
Related Blogs
- The 5 Biggest Challenges in Modern SoC Design (And How to Solve Them)
- Want to Mix and Match Dies in a Single Package? UCIe Can Get You There
- How to Secure Your Computing System's Power-Up Process with Secure Boot?
- From All-in-One IP to Cervell™: How Semidynamics Reimagined AI Compute with RISC-V
Latest Blogs
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects
- One Key for Every Door: How Aliro Extends the UWB Digital Key Beyond the Car