IP Roundtable, Part 5: Is EDA Unfair Competition?
September 5, 2013
At the end of the previous segment of this experts' roundtable, we were talking about the number of IP companies being bought by EDA companies. We continue to explore the relationship between IP developers and EDA companies here. Taking part in today's discussion are Warren Savage, CEO of IPextreme; John Koeter, vice president of marketing for the solutions group at Synopsys; and Chris Rowen, Cadence Fellow and CTO at Tensilica.
To read the full article, click here
Related Semiconductor IP
- NoC Interconnect IP Generator
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
- UCIe-S (Gen2) Compatible PHY for Standard Package (x16) in TSMC N3P, North/South Orientation
- DSP-Based 112G SerDes
Related Blogs
- EDA Industry: Consolidation Remains a Priority
- The Semiconductor World vs TSMC vs EDA
- EDA revenues head downhill faster ... but wait!
- EDA Market Stabilizing?
Latest Blogs
- Building the engine behind Arm’s silicon shift
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects