The Semiconductor World vs TSMC vs EDA
September 3, 2009
In my previous blog on the EDA CEO panel at #46DAC, I was very disappointed to hear some of the smartest men in our industry agree that the only way to increase semiconductor design enablement (EDA) revenues is to increase overall semiconductor revenues. Talk about a complete lack of respect for the innovative people who support them, when in fact executives like themselves, and even themselves, continue to minimize this industry through irresponsible pricing practices (Smorgasbored Pricing), thoughtless litigation (CDNS vs AVNT, MENT vs CDNS, SNPS vs LAVA), and egocentric behavior, which results in a colossal failure of common sense.
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Blogs
- Special Report: Buying And Selling EDA Companies
- TSMC on Semiconductor IP Quality
- EDA: Not Like Semiconductor Equipment
- Semiconductor, EDA Industries Maturing? Wally Disagrees
Latest Blogs
- Beyond Trusted: What the NSA’s New Guidance Means for Hardware Security
- A scalable, shader-programmable vector graphics GPU core for low-power MCUs
- Navigating ISO 26262 Part 11: A Guide for Semiconductor Architects
- Embedded Security explained: Digital signatures
- Hardware security verification must go beyond functional testing