DDR5 IP Test Chip Operates with Micron Prototype DRAM at 4400 MT/s
The DDR5 standard has not been finalized by JEDEC, and they are very strict about not allowing anyone to claim DDR5 compatibility until the standard is complete. That is expected sometime this summer. However, getting designs into silicon can't wait until the standard is final before getting started. In principle, anything could change in the standard at any time until it is released, but everyone knows that the basic parameters are not going to change at this late date. Almost exactly two years ago, Mellanox's Gilad Shainer said to me that "interoperability is the only way to prove standards compliance." He was talking about PCIe 4.0, a standard that hadn't been completed when we talked. But the same idea applies to next-generation DRAM.
To read the full article, click here
Related Semiconductor IP
- DDR5 IP solution
- DDR5 DFI Verification IP
- DDR5 NVRAM Memory Model
- DDR5 DIMM Memory Model
- DDR5 Memory Model
Related Blogs
- How We Developed and Tested a Prototype DDR5 Interface in Silicon Based on a Preliminary Version of the DDR5 Standard
- UMC Test Chip for Cadence Interface IP Is Working
- Synopsys and Intel Team Up on the First UCIe-Connected Chiplet-Based Test Chip
- Enhancing Chip Yield Through Machine-Learning-Driven Test Analytics Technology
Latest Blogs
- The $725 Million Chip Development: Why Execution Risk, Not IP Cost, Now Dictates Advanced-Node Survival
- From photon to actuation: How physical AI is redefining embedded compute
- Secure Boot for embedded Linux on Efinix Ti375C529: Getting started with KiviBoot-Linux
- Akida in High-Frequency Trading: The Smart Signal Layer
- Cadence Expands Sovereign AI in Europe: From Chips to AI Factories