How We Developed and Tested a Prototype DDR5 Interface in Silicon Based on a Preliminary Version of the DDR5 Standard
We’re thrilled to have announced our prototype 7nm DDR5 IP silicon based on a preliminary version of the DDR5 standard at this week's TSMC Technology Symposium. This has been a huge amount of work from the DDR teams at Cadence and sets a landmark for the adoption of a new memory standard in the industry.
This has been quite an experience for us, starting in 2017 when we developed the prototype DDR5 PHY and DDR5 Controller IP, basing it on preliminary ballots and discussion on the DDR5 standard which even today has not yet been released. Fortunately, we have a lot of silicon ‘firsts’ and one of the hallmarks of our IP is its adaptability, we were able to put enough flexibility into the design to ensure first-time silicon success
To read the full article, click here
Related Semiconductor IP
- DDR5 & DDR4 COMBO IO for memory controller PHY, 4800Mbps on TSMC 12nm
- DDR5 MRDIMM PHY and Controller
- MRDIMM DDR5 & DDR5/4 PHY & Controller
- DDR5 Serial Presence Detect (SPD) Hub Interface
- DDR5 Controller - Ensures high-speed, efficient operation and compatibility of memory controllers
Related Blogs
- DDR5 IP Test Chip Operates with Micron Prototype DRAM at 4400 MT/s
- Keynote: Charting the AI-Powered Transformation in the Semiconductor Industry
- Automotive silicon in the era of AI, functional safety, and cybersecurity
- Silicon-proven LVTS for 2nm: a new era of accuracy and integration in thermal monitoring
Latest Blogs
- Inside the SiFive Performance™ P570 Gen 3: High Performance Efficiency for Next-Generation Consumer and Commercial Applications
- What the steam engine can teach us about modern chip design
- Automotive silicon in the era of AI, functional safety, and cybersecurity
- JPEG XS Officially Joins GenICam, The Machine Vision Standard Managed By EMVA
- Beyond PCIe Compliance: Why Stress Testing Is Crucial for Edge AI Deployments