Video: New Cadence Verification IP Catalog (With Denali Inside!)
March 9, 2011
Clearly UVM 1.0 was the main story at DVCon last week, but there was other big news in verification IP that bears repeating. Specifically, last week Cadence announced a new Verification IP ("VIP") Catalog -- a complete combination of standards-based Cadence and ex-Denali verification IP, supporting 3rd party simulators and hardware-assisted verification. In this video taken on the DVCon 2011 expo floor, my colleague Tom Hackett hits the highlights:
Related Semiconductor IP
- Mesochronous Bridge for PCIe/CXL
- AI-native GPU
- OpenGMSL Verification IP
- OpenGMSL Leaf IP
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
Related Blogs
- AMBA LTI Verification IP for Arm System MMU
- Cadence Adds 10 New VIP to Strengthen Verification IP Portfolio for AI Designs
- Industry's First Verification IP for Arm AMBA CHI-G
- Verifying CXL 3.1 Designs with Synopsys Verification IP
Latest Blogs
- Automated, Faster Specification to Sign-Off with IDS-AI
- NovaTech Automation Crius PIU: Bringing Conventional Instrument Transformers onto the IEC 61850 Process Bus
- Single Pair Ethernet and TSN: The In-Robot Network Behind the Next Humanoid Robots
- A design path to success exists for ultra-low-voltage SoCs
- Where Routine Flow Ends Veriest Formal Expertise Begins