Arteris tackles tyranny of wires
October 27, 2015
Wires are the problem. The smaller they get the more resistance they have and the closer together they are the more they interfere with eachothers’ signals and the more transistors on the chip the more wires there have to be.
But the whole direction of scaling is to create more wires, thinner wires and wires which are closer together.
To read the full article, click here
Related Semiconductor IP
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- FlexGen Smart Network-on-Chip (NoC) IP
- FlexWay Interconnect IP
- Ncore Multi-Die Interconnect IP
- Magillem Registers
Related Blogs
- From DIY To Advanced NoC Solutions: The Future Of MCU Design
- Efficiency Defines The Future Of Data Movement
- How Network-on-Chip Architectures Are Powering the Future of Microcontroller Design
- A Golden Source As The Single Source Of Truth In HSI
Latest Blogs
- From Bug Hunting to Engineering Methodology: Lessons from AI-Driven Development
- Manufacturing Intelligence: Turning EDA Data into Trusted Action
- Execute-in-Place: Getting More from Embedded NVM
- Rethinking RTL flows with AI-driven hybrid formal verification
- Arm and NVIDIA: Building the trusted compute foundation for the agentic AI era