Arteris tackles tyranny of wires
October 27, 2015
Wires are the problem. The smaller they get the more resistance they have and the closer together they are the more they interfere with eachothers’ signals and the more transistors on the chip the more wires there have to be.
But the whole direction of scaling is to create more wires, thinner wires and wires which are closer together.
To read the full article, click here
Related Semiconductor IP
- FlexGen Smart Network-on-Chip (NoC) IP
- FlexWay Interconnect IP
- Magillem Registers
- Magillem Packaging
- Magillem Connectivity
Related Blogs
- From DIY To Advanced NoC Solutions: The Future Of MCU Design
- Efficiency Defines The Future Of Data Movement
- How Network-on-Chip Architectures Are Powering the Future of Microcontroller Design
- A Golden Source As The Single Source Of Truth In HSI
Latest Blogs
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects
- One Key for Every Door: How Aliro Extends the UWB Digital Key Beyond the Car