Anti-Fuse Memory With Gusto
July 1, 2010
Magnetic RAM, Cross-Bar, Trapped Charge, Ferroelectric are all non-volatile memory technologies which I've heard of but, until yesterday, I hadn't heard of an antifuse-based NV memory.
Kilopass of Santa Clara has been beavering away for nine years using anti-fuse to make OTP memories which it sells as hard macros for embedding in ASIC/SOCs, eliminating the need for external serial flash and EEPROMs in mobile devices.
To read the full article, click here
Related Semiconductor IP
- SMC 2nm 1V8 ESD Power Clamp – Low Leakage
- TSMC 2nm 1V8 ESD Local Clamp – Low Leakage
- Zigbee Transceiver PHY
- Data Flow Architecture IP
- AMBA SPI Controller MRAM Controller
Related Blogs
- Xilinx unleashes triad of low-power, 28nm FPGA families with very promising characteristics for memory interfacing
- Memory Controller IP, battle field where Cadence and Synopsys are really fighting face to face. Today let's have a look at Cadence’s strategy
- Where does LPDDR3 SDRAM fit in the low-power memory universe? How about Wide I/O SDRAM?
- Will your multicore SoC hit the memory wall? Will the memory wall hit your SoC? Does it matter?
Latest Blogs
- Introducing SKL: The SiFive Kernel Library
- IDS-NoC: A Scalable Interconnect Solution for Modern SoC Design
- Leading-edge AI IC designs demand comprehensive HAV methodologies
- Beyond the Fab: Building Europe’s Next Generation of Semiconductor Champions
- AI Semiconductor Design at 3nm and 2nm: Silicon-Proven IP