Where does LPDDR3 SDRAM fit in the low-power memory universe? How about Wide I/O SDRAM?
March 23, 2012
Marc Greenberg, Director of Product Marketing in the Cadence SoC Realization Design IP Group, just sent me some slides in connection with the recent introduction of the Cadence design and verification IP portfolio for LPDDR3 low-power SDRAM. I’ve already written a blog about the portfolio introduction but there are slides in Marc’s presentation that detail where LPDDR3 SDRAMs (and Wide I/O memory) fit in the low-power SDRAM universe and that’s information well worth discussing.
First, here’s a graphic showing you the SDRAM universe prior to the introduction of LPDDR2 SDRAM.
To read the full article, click here
Related Semiconductor IP
- LPDDR3 SDRAM Controller
- LPDDR3 DFI Verification IP
- LPDDR3 DFI Synthesizable Transactor
- LPDDR3 DFI Assertion IP
- DDR4 multiPHY SP - SS 14LPP
Related Blogs
- An inconvenient truth about using DDR3 SDRAM for embedded designs
- Xilinx unleashes triad of low-power, 28nm FPGA families with very promising characteristics for memory interfacing
- The wait is over - JEDEC Announces JESD79-5, DDR5 SDRAM VIP for High Performance Computing
- Challenges to Widespread IoT deployment
Latest Blogs
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects
- One Key for Every Door: How Aliro Extends the UWB Digital Key Beyond the Car