Where does LPDDR3 SDRAM fit in the low-power memory universe? How about Wide I/O SDRAM?
March 23, 2012
Marc Greenberg, Director of Product Marketing in the Cadence SoC Realization Design IP Group, just sent me some slides in connection with the recent introduction of the Cadence design and verification IP portfolio for LPDDR3 low-power SDRAM. I’ve already written a blog about the portfolio introduction but there are slides in Marc’s presentation that detail where LPDDR3 SDRAMs (and Wide I/O memory) fit in the low-power SDRAM universe and that’s information well worth discussing.
First, here’s a graphic showing you the SDRAM universe prior to the introduction of LPDDR2 SDRAM.
To read the full article, click here
Related Semiconductor IP
Related Blogs
- An inconvenient truth about using DDR3 SDRAM for embedded designs
- Xilinx unleashes triad of low-power, 28nm FPGA families with very promising characteristics for memory interfacing
- The wait is over - JEDEC Announces JESD79-5, DDR5 SDRAM VIP for High Performance Computing
- Challenges to Widespread IoT deployment
Latest Blogs
- A Repeatable Framework for Hardware Security Assurance
- Inside the SiFive Performance™ P570 Gen 3: High Performance Efficiency for Next-Generation Consumer and Commercial Applications
- What the steam engine can teach us about modern chip design
- Automotive silicon in the era of AI, functional safety, and cybersecurity
- JPEG XS Officially Joins GenICam, The Machine Vision Standard Managed By EMVA