The S13V33_CODEC_04 integrates: 2-channel 24bit sigma-delta ADC, 2-channel 24bit sigma-delta DAC with headphone driver amplifier,…
- Audio Codec
- Available on request
Semiconductor IP cores (Intellectual Property cores) are reusable design blocks used in SoC and ASIC development to accelerate time-to-market and reduce design complexity.
These IP cores span a broad range of technologies, including Analog & Mixed Signal, Compute Acceleration, Graphics & Vision, Interface Connectivity , Memory Interfaces, Security, Wireless, System Peripheral, Embedded Memories, and Foundation Libraries. The catalog covers everything from analog front-ends, data converters, processors, DSPs, AI accelerators, and imaging solutions to high-speed connectivity, memory controllers and PHYs, cryptographic engines, embedded memory macros, standard cell libraries, and wireless communication IP.
This catalog allows you to explore and compare IP cores from leading vendors, based on performance, power, process node compatibility, and application domain.
Whether you are designing for automotive, wireless communication, consumer electronics, or data centers, you can find the right IP solutions for your system requirements.
The S13V33_CODEC_04 integrates: 2-channel 24bit sigma-delta ADC, 2-channel 24bit sigma-delta DAC with headphone driver amplifier,…
The S13V33_CODEC_04 integrates: 2-channel 24bit sigma-delta ADC, 2-channel 24bit sigma-delta DAC with headphone driver amplifier,…
VeriSilicon CSMC 0.13μm 1.2V/3.3V DUP I/O Cell Library developed by VeriSilicon is optimized for Central Semiconductor Manufactur…
The USB1.1 PHY is an IP version of USB transceiver.
This IP is a programmable Analog PLL suitable for high speed clock generation.
VeriSilicon GSMC 0.18um (LP) 1.8V/3.3V Multiple I/O
VeriSilicon GSMC 0.18um (LP) 1.8V/3.3V Multiple I/O Cell (01E) Library developed by VeriSilicon is optimized for Grace Semiconduc…
The present IP is a VCC Detector (VDT) circuit.
The present IP is a VCC Detector (VDT) circuit.
GSMC 0.18um 3.3V Trimming Block
This IP is suitable for voltage trimming.
VeriSilicon GSMC 0.18um Synchronous Programmable Low Power Via1 ROM compiler optimized for Grace Semiconductor Manufacturing Corp…
VeriSilicon GSMC 0.18um General Process, Low Power circuit design, Diffusion ROM
VeriSilicon GSMC 0.18um Synchronous Low Power Diffusion ROM compiler optimized for Grace Semiconductor Manufacturing Corporation …
GSMC 0.18um 3.3v RC oscillator with internal R and C to generate 32±20%KHz clock.
The present IP is a RC oscillator with internal R and C to generate 32KHz±30% clock.
GSMC 0.18um 3.3v/1.8v 80mA power regulator
Present project is a regulator that generates 1.8v voltage from 3.3v power supply.
GSMC18_RCG_03 is to generate random code with the sampling clock up to 250MHz.
GSMC 0.18µm 5v-5v/3v/1.8v Power Regulator
This IP is a Low-Dropout (LDO) 5V to 5V/3V/1.8V power regulator in GSMC 0.18μm Logic/EFLASH process.
GSMC 0.18um 3.3V Power on Reset
The present Power-On-Reset circuit generates system reset pulses (RST) when the power supplier is from 1.62V to 3.6V.
GSMC 0.18μm 3.3v-1.8v Noise Current Source
GSMC18_NCS_01 is a Noise Current Source IP.
GSMC 0.18um 11Bit 500Ksps R2R DAC
GSMC18_R2RDAC_04 is a 11Bit 500KHz DAC IP.
This IP is specially designed for anti-tamper protection.
GSMC16RF process VPPIO, provides 6.5V power supply IO pads for OTP application.
VeriSilicon GSMC 0.16um RF 1.8V/3.3V VPPIO_DUP_01 IO library developed by VeriSilicon is optimized for Grace Semiconductor Manufa…