Vendor: VeriSilicon Microelectronics (Shanghai) Co., Ltd. Category: Audio Codec

The CODEC integrates: 2-channel 24-bit sigma-delta ADC, 2-channel 24-bit sigma-delta DAC with headphone driver amplifier, and audio PLL to support a wide range of sample rates.

The S13V33_CODEC_04 integrates: 2-channel 24bit sigma-delta ADC, 2-channel 24bit sigma-delta DAC with headphone driver amplifier,…

Overview

The S13V33_CODEC_04 integrates: 2-channel 24bit sigma-delta ADC, 2-channel 24bit sigma-delta DAC with headphone driver amplifier, and audio PLL to support a wide range of sample rates.

Key features

  • Single-ended ADC: --THDN:-80dB;--Dynamic Range, SNR: 90dB (A-Weighted)
  • DAC Line Output: --THDN:-85dB;-- Dynamic Range, SNR: 96dB (A-Weighted)
  • Headphone Driver Output: -- THDN:-76dB;-- Dynamic Range, SNR: 93dB (A-Weighted)
  • Audio Serial Interface: --32bit word length in I2S mode；--Slave/Master mode;
  • 2-wire Serial Control Interface(I2C)
  • Master Clock is 256fs
  • Sampling Rates: --8kHz, 11.025kHz, 12kHz, 16kHz, 22.05kHz, 24kHz, 32kHz, 44.1kHz, 48kHz and 96kHz
  • Power Supply: --1.2V Core Digital Supply typ. (1.08V-1.32V);--3.3V Pad and Analog Supply typ. (2.7V-3.6V);
  • Stereo Line Input and Mono Microphone Input

Specifications

Identity

Part Number
S13V33_CODEC_08
Vendor
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Type
Silicon IP

Provider

Learn more about Audio Codec IP core

VeriSilicon and Google Jointly Launch Open-Source Coral NPU IP

The Coral NPU is built on the open RISC-V instruction set architecture, featuring native tensor processing capabilities, supporting mainstream machine learning frameworks such as JAX, PyTorch, and TensorFlow Lite (TFLite), and utilizing open-standard tools like Multi-Level Intermediate Representation (MLIR) from the Low Level Virtual Machine (LLVM) project for compiler infrastructure.

Frequently asked questions about Audio Codec IP cores

What is The CODEC integrates: 2-channel 24-bit sigma-delta ADC, 2-channel 24-bit sigma-delta DAC with headphone driver amplifier, and audio PLL to support a wide range of sample rates.?

The CODEC integrates: 2-channel 24-bit sigma-delta ADC, 2-channel 24-bit sigma-delta DAC with headphone driver amplifier, and audio PLL to support a wide range of sample rates. is a Audio Codec IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub.

How should engineers evaluate this Audio Codec?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Audio Codec IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP