Vendor: TES Electronic Solutions Category: Comparator

Voltage Latched Comparator - X-FAB XT018

A high-speed voltage clocked comparator with rail- to-rail outputs and no hysteresis.

Contact Provider Request Datasheet
X-FAB 180nm XT018 Available on request View all specifications

Overview

A high-speed voltage clocked comparator with rail- to-rail outputs and no hysteresis. The typical propagation delay is 19ns while applying a differential input signal of 1mV over the offset voltage. The comparator operates with a supply voltage of 3.3V typical (VCC). The valid input voltage range is between 0.6V up to VCC. The comparator achieves an input offset voltage of ±1.04mV (3-sigma value). The circuit features an Enable signal turning on/off the comparator.

The comparator uses positive feedback (latch) to increase the comparison speed; thus, its operation consists of a reset phase and a regeneration (comparison) phase, which are controlled by the input clock (CLK). When CLK is ‘High’, the comparator is in the reset phase, and when it is ‘Low’, the comparator compares the voltages at INM and INP inputs and produces a 0 or VCC-level digital output voltage at the outputs DOUT and DOUTB. The CLK frequency is 2MHz. An output latch ensures that DOUT and DOUTB retain their previous values during reset phase.

The comparator features zero static current and low kickback noise. It requires a bias current of 89uA supplied from an external biasing circuit via the TAILBIAS input.

Technology: X-FAB XT018-0.18µm BCD-on-SOI CMOS

OPERATING CONDITIONS

Parameters Min. Typ. Max. Unit
Junction temperature range -40 27 150 ºC
Supply voltage on VCC with respect to ground GNDS 3.2 3.3 3.4 V

Table 1: Latched Comparator Operating Conditions

SPECIFICATION

Parameters Condition Min. Typ. Max. Unit
propagation delay (low to high / high to low) EN = H, Vin_diff = 1mV, CL=100fF, Vin_cm = 1.25V 14.4 19.0 25.4 ns
Input offset voltage (VOS) (3-sigma) EN = H -1.04   1.04 mV
Comparator Area       0.0043 mm²

Table 2: Latched Comparator Specification

Block Diagram

Click to open fullscreen
1 / 2
Keyboard arrows: ← → • Enter: fullscreen • Esc: close

Silicon Options

Foundry Node Process Maturity
X-FAB 180nm XT018 Available on request

Specifications

Identity

Part Number
TS_CMP_19ns_X8
Vendor
TES Electronic Solutions
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact TES Electronic Solutions

Learn more about Comparator IP core

Achieving Groundbreaking Performance with a Digital PLL

This article compares analog, first-generation digital, and second-generation digital PLLs. It evaluates which type of PLL may be best in which situation. It further discloses a roadmap into other application areas, including general purpose / logic clocking, and regular low-jitter PLLs.

Improving Battery-Powered Device Operation Time Thanks To Power Efficient Sleep Mode

Allowing battery-powered devices to run, without battery recharge, for years rather than months, partakes in enhancing significantly end-user satisfaction and is a key point to enabling the emergence of IoT applications. Numerous applications, such as M2M, BLE, Zigbee…, have an activity rate (duty cycle) such that the power consumption in sleep mode dominates the overall current drawn by the SoC (System on Chip). For such applications, the design of the “Always-On power domain" (a.k.a AON power domain) is pivotal.

Generating High Speed CSI2 Video by an FPGA

In this article, we show how fast video streams conforming to MIPI CSI2 rev2.0 over MIPI DPHY rev1.2 can be generated, using VLSI Plus’ SVTPlus-CSI2-F IP core, with simple off-FPGA analog front-end. The high bit rates can be achieved with a relatively slow FPGA clock frequency, trading off FPGA resources for simple timing closure.

Design & Verify Virtual Platform with reusable TLM 2.0

As the system, software & IP complexity is increasing so is the demand of SystemC models & Virtual Platform for verification. To achieve it, the key requirements are that the models/platform should be developed fast, reusable & highly accurate. We are sharing the experience of our company 3D-IP Semiconductors Ltd. for the development of a generic Virtual Platform using TLM 2.0; reusable for any system model.

Metric Driven Verification of Reconfigurable Memory Controller IPs Using UVM Methodology for Improved Verification Effectiveness and Reusability

The paper presents a method for verifying a standard SDRAM controller IP, based on UVM framework using the Object Oriented verification language System Verilog. The verification technique focuses on a Metric Driven approach for reconfiguring the predictor model to suit the various functional realizations of the memory controller and also to improve the performance by effectively reducing the verification cycles for maximum functional coverage.

Frequently asked questions about Comparator IP cores

What is Voltage Latched Comparator - X-FAB XT018?

Voltage Latched Comparator - X-FAB XT018 is a Comparator IP core from TES Electronic Solutions listed on Semi IP Hub. It is listed with support for x-fab Available on request.

How should engineers evaluate this Comparator?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Comparator IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP