Vendor: Cadence Design Systems, Inc. Category: CPU

Tensilica Xtensa LX Processor Platform

Versatile 32-bit RISC processor with configurable 5/7-stage pipeline addressing a wide range of application requirements ranging …

Overview

Versatile 32-bit RISC processor with configurable 5/7-stage pipeline addressing a wide range of application requirements ranging from a tiny cache-less controller to a high-performance DSP engine

The Cadence® Tensilica® Xtensa® LX processor platform offers the most versatility by enabling configuration of several pre-defined processor elements and extending the architecture by creating entirely new instructions and hardware execution units as well as custom memory paths and data I/O paths. The Xtensa LX7 processor can be used for a wide range of applications by configuring it into a tiny controller, a high-performance DSP engine, or anything in between.

Key features

  • Configurable 5/7-stage pipeline
  • Configurable instruction and data caches and local memories
  • Extensibility with application-specific instructions, execution units, register files, and I/Os
  • Multiple bus interface options including Arm® AMBA® 3 and 4 AXI, ACE-Lite, PIF, AHB-Lite
  • IEEE 754-compliant single-precision and double-precision floating-point unit
  • Low-latency Integrated DMA (iDMA) Controller
  • Memory protection option including Region Protection, Memory Protection Unit (MPU), Memory Management Unit (MMU)
  • Enhanced Functional Safety features and documentation to support ISO 26262 compliance
  • Industry-standard debug features like JTAG and multi-core debug support

Block Diagram

Benefits

  • Innovation and Differentiation: Create unique differentiated hardware tailored to specific application requirements for optimal performance and energy efficiency
  • Future-Proof Your Design: Programming flexibility for OTA updates to enable innovation that results in frequent algorithm updates
  • Unmatched Ease of Extensibility: Increased computational and I/O performance by executing multiple independent instructions in parallel and using wide I/O datapaths for virtually unlimited bandwidth

Specifications

Identity

Part Number
Tensilica Xtensa LX Processor Platform
Vendor
Cadence Design Systems, Inc.
Type
Silicon IP

Compute

CPU Architecture
Xtensa

Files

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about CPU IP core

SOCAMM: Modernizing Data Center Memory with LPDDR6/5X

Small Outline Compression-Attached Memory Module (SOCAMM) has made its way into the data center as an alternative to external CPU memory, due to its high performance, low power, memory capacity, and scalability.

Heterogeneous Multicore using Cadence IP

This blog presents a heterogeneous multicore system built with the RISC-V Host CPU and Cadence IP: Xtensa DSPs, and the Janus Network-on-Chip (NoC). While this example uses an RISC-V CPU, any other ISA with similar capabilities can also serve as the host CPU.

Frequently asked questions about CPU IP cores

What is Tensilica Xtensa LX Processor Platform?

Tensilica Xtensa LX Processor Platform is a CPU IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.

How should engineers evaluate this CPU?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP