Vendor: Cadence Design Systems, Inc. Category: DSP Core

Tensilica FloatingPoint KQ7/KQ8 DSPs

Super-high-performance DSPs specifically optimized for floating-point workload with exceptional PPA Cadence® Tensilica® FloatingP…

Overview

Super-high-performance DSPs specifically optimized for floating-point workload with exceptional PPA

Cadence® Tensilica® FloatingPoint KQ7 and KQ8 DSPs provide one of the highest computational horsepower for floating-point processing with highly optimal area and power budgets. The high-performing Tensilica FloatingPoint DSPs deliver hundreds of GFLOPs, making them suitable to offload compute intensive floating-point processing. Tensilica FloatingPoint KQ7 and KQ8 DSPs are optimized for applications such as high-performance computing (HPC), hyperscaler, AI/ML, smart sensors, sensor fusion, motor control, ADAS, autonomous driving, etc.

Key features

  • VLIW parallelism issuing multiple concurrent operations per cycle
  • 512-bit and 1024-bit SIMD
  • IEEE 754 vector floating-point (HP, SP, DP)
  • Performance-optimized fused multiply-add (FMA)
  • 8b/16b/32b/64b integer ALU operations
  • Optimized for FFT operations
  • Enhanced complex data processing
  • Superior auto vectorization support

Applications

  • Automotive,
  • Communications,
  • Consumer Electronics,
  • Data Processing,
  • Industrial and Medical,
  • Military/Civil Aerospace,
  • Others

Specifications

Identity

Part Number
Tensilica FloatingPoint KQ7/KQ8 DSPs
Vendor
Cadence Design Systems, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about DSP Core IP core

PCI Express Security and TEE Integration, Part 1 - Establishing Trust

Protecting processor memory alone is no longer sufficient. The entire I/O path must become part of the trusted computing architecture. To address this challenge, PCI-SIG® has developed a suite of complementary security technologies, including Data Object Exchange (DOE), Component Measurement and Authentication (CMA), Integrity and Data Encryption (IDE), and the TEE Device Interface Security Protocol (TDISP).

How a Multi-Protocol PHY Simplifies Physical AI Connectivity

Physical AI systems must move large amounts of data across two very different connectivity domains. Accelerators and local storage need high-bandwidth, low-latency links close to the compute SoC, while sensors and control modules require reliable connectivity across the larger platform. Supporting both domains with separate high-speed PHYs can increase silicon area and integration complexity.

Frequently asked questions about DSP Core IP cores

What is Tensilica FloatingPoint KQ7/KQ8 DSPs?

Tensilica FloatingPoint KQ7/KQ8 DSPs is a DSP Core IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.

How should engineers evaluate this DSP Core?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DSP Core IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP