AXI External Peripheral Controller
Xilinx, Inc.
•
HQ:
USA
The AXI External Peripheral Controller (AXI EPC IP Core) supports data transfers between the AXI4 Interface and external synchron…
- System Controller
Compare 443 System Peripheral IP Cores from 79 vendors
-
-
Xilinx, Inc.• HQ: USA
The AXI Direct Memory Access (AXI DMA) IP provides high-bandwidth direct memory access between memory and AXI4-Stream-type target…
- DMA
-
Xilinx, Inc.• HQ: USA
The Xilinx LogiCORE™ IP AXI Central Direct Memory Access (CDMA) core is a soft Xilinx Intellectual Property (IP) core for use wit…
- DMA
-
Xilinx, Inc.• HQ: USA
The AXI BRAM Controller is a soft Xilinx IP core for use with the Xilinx Embedded Development Kit (EDK) and Vivado™ IP Integrator…
- DMA
-
SATA Host Controller on Spartan 6 LXT FPGA
Logic Design Solutions• HQ: FRANCEThe LDS SATA HOST SP6 IP incorporates the Transport layer, the Link layer and the PHY layer on a Xilinx Spartan 6 FPGA.
- SATA Controller
- Good
- Now
-
Xilinx, Inc.• HQ: USA
Xilinx provides a Video DMA core for high performance DMA memory access in video processing systems.
- DMA
-
Logic Design Solutions• HQ: FRANCE
The LDS SATA HOST STR4GX IP incorporates the Transport layer, the Link layer, the PHY layer and the Rate Macth FIFO on a ALTERA S…
- SATA Controller
- Good
- Now
-
SATA Host controller on Virtex 5 FXT
Logic Design Solutions• HQ: FRANCEThe LDS SATA HOST XF5 IP incorporates the Transport layer, the Link layer and the PHY layer on a Xilinx Virtex 5 FPGA.
- SATA Controller
- Good
- Now
-
Xilinx, Inc.• HQ: USA
The XPS PS2 Controller is a PLB (Processor Local Bus) slave that is designed to control PS2 devices such as keyboard and mouse.
- System Controller
-
Xilinx, Inc.• HQ: USA
In a multi processor environment the processors share common resources.
- System Controller
-
Xilinx, Inc.• HQ: USA
XPS Mailbox features a bi-directional communication channel between two processors.
- System Controller
-
Xilinx, Inc.• HQ: USA
The XPS HWICAP (Hardware ICAP) IP enables an embedded microprocessor, such as the MicroBlaze™ or PowerPC™ to read and write the F…
- System Controller
-
Xilinx MicroBlaze Trace Core (XMTC)
Xilinx, Inc.• HQ: USAThis document provides the design specification for the Xilinx MicroBlaze Trace Core (XMTC), which provides instruction and data …
- Debug Trace
-
Xilinx, Inc.• HQ: USA
The XPS Timer/Counter is a 32-bit timer module that attaches to the PLB bus.
- Timers & Watchdogs
-
Xilinx, Inc.• HQ: USA
The XPS Timebase Watchdog Timer Interface is a 32-bit peripheral that connects to the PLB (Processor Local Bus) and provides the …
- Timers & Watchdogs
-
Xilinx, Inc.• HQ: USA
The XPS Interrupt Controller (XPS INTC) concentrates multiple interrupt inputs from peripheral devices to a single interrupt outp…
- Interrupt Controller
-
XPS External Peripheral Controller
Xilinx, Inc.• HQ: USAThis specification defines the architecture and interface requirements for the External Peripheral Controller (EPC).
- System Controller
-
Xilinx, Inc.• HQ: USA
The XPS Central DMA Controller provides simple Direct Memory Access (DMA) services to peripherals and memory devices on the PLB.
- DMA
-
Xilinx, Inc.• HQ: USA
The XPS BRAM Interface Controller is a Xilinx IP module that incorporates a PLB V4.6 (Processor Local Bus) interface.
- System Controller
-
ChipScope PRO Virtual Input/Output (VIO)
Xilinx, Inc.• HQ: USAThe LogiCORE™ IP ChipScope™ Pro Virtual Input/Output (VIO) core is a customizable core that can both monitor and drive internal F…
- Debug Trace