Bridging the MACsec Gap: Add Line-Rate Security Without Redesigning Your Ethernet Subsystem
Now place a MACsec engine between an existing MAC and PHY with new xMII bridges; handle key management with new MKA stack and drivers
Vendor:
NetTimeLogic GmbH
Category:
Ethernet
Synchronous Ethernet (SyncE) ESMC and Enhanced ESMC core
NetTimeLogic’s Synchronous Ethernet (SyncE) Node is a full hardware (FPGA) only implementation of an ESMC frame Handler and State…
Overview
NetTimeLogic’s Synchronous Ethernet (SyncE) Node is a full hardware (FPGA) only implementation of an ESMC frame Handler and State selector. The whole ESMC frame sending and receiving & decoding as well as State selection according to the selected option mode are implemented in the core, no CPU is required. This allows running SyncE synchronization completely independent and standalone from the user application. The core can be configured either by signals or by an AXI4Lite-Slave Register interface.
All calculations and corrections are implemented completely in HW.
All calculations and corrections are implemented completely in HW.
Key features
- Synchronous Ethernet (SyncE) Node
- Supports ESMC and Enhanced ESMC Message according to ITU-T G8264
- Automatic selection of State according to SSM codes for SyncE option 1 or 2 networks and QL values as defined in ITU-T G.781
- Manual State override mode
- AXI4Lite register set or static configuration
- Clock Mux Module
- PPS Generator Module
- Tx Clock Generator Module
Block Diagram
NTL_SYNCE_NODE block diagram
Benefits
- Coprocessor ESMC and Enhanced ESMC frame handling and state selection completely standalone in the core.
- No Software Stack required
Applications
- Telecom Networks
- High Accuracy Synchronization Networks
What’s Included?
- Source Code (not encrypted, not obfuscated)
- Reference Designs
- Testbench with Stimulifiles
- Configuration Tool
- Documentation
Specifications
Identity
Part Number
NTL_SYNCE_NODE
Vendor
NetTimeLogic GmbH
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
Switzerland
Learn more about Ethernet IP core
Single Pair Ethernet and TSN: The In-Robot Network Behind the Next Humanoid Robots
Humanoid robots are moving from research demos toward real products, and the network inside them is becoming the hard problem. Single Pair Ethernet and Time-Sensitive Networking are emerging as the answer, and CAST already builds the IP cores that make it deterministic.
SerDes, Ethernet and the silicon that connects them: Why SerDes for high-bandwidth sensors?
The evolution to centralized vehicle computing is driving new connectivity requirements. Discover how SerDes supports high-speed sensor data streaming while reducing system complexity.
Scale-Up Ethernet Ecosystem Ramps Up: Cadence ESUN Controller IP Available
Building on its High-Speed Ethernet controller IP family, Cadence provides ESUN-ready controller IP for next-generation AI scale-up networking.
Why 10BASE-T1S Automotive Ethernet SoC Verification Needs More Than Simulation?
This blog post explores how the team verified a 10BASE-T1S automotive ethernet subsystem using a Cadence tools-based multi-platform verification, which unifies simulation, emulation, and formal verification techniques.
Enabling the Next Generation of AI Infrastructure with Ethernet for Scale-Up Networking (ESUN)
Learn how ESUN enhances Ethernet for lossless, predictable AI scale-up networking—cutting overhead, reducing tail latency, and improving efficiency.
Frequently asked questions about Ethernet IP cores
What is Synchronous Ethernet (SyncE) ESMC and Enhanced ESMC core?
Synchronous Ethernet (SyncE) ESMC and Enhanced ESMC core is a Ethernet IP core from NetTimeLogic GmbH listed on Semi IP Hub.
How should engineers evaluate this Ethernet?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Ethernet IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.