Hitting the Memory Wall:Why Cache Miss Tolerance Defines CPU Performance Now
This article shares our experience using Google’s FlatBuffers library as a memory subsystem stress test on the Andes AX46MPV RISC-V core.
Vendor:
Andes Technology Corp.
Category:
CPU
Superscalar 32-bit Processor
N15/N15F are dual-issue superscalar AndesCore™ processors capable of delivering performance at 5.41 CoreMark/MHz, the highest amo…
Overview
N15/N15F are dual-issue superscalar AndesCore™ processors capable of delivering performance at 5.41 CoreMark/MHz, the highest among the same level products in the industry. N15/N15F comes with a variety of configuration options, including MMU, cache and local memory. The 64-bit data buses for caches, local memory and the main bus provide the bandwidth needed for instruction fetch and data access. N15F includes a built-in IEEE-754 compliant floating point unit that enhances the floating point processing capability. N15/N15F is designed for diversified performance-driven applications on the embedded Linux, Real-Time OS or bare metal environment.
Key features
- Dual-issue pipeline
- Caches for fast code and data accesses
- Local Memories for deterministic code and data accesses
- Built-in IEEE754-compliant FPU coprocessor (N15F)
- Memory Management Unit (MMU) for Linux
- 64-bit AXI4/AHB/AHBx2 bus interface
Block Diagram
AndesCore™ N15/N15F block diagram
Benefits
- Performance
- Dual-issue superscalar pipeline capable of processing two instructions in parallel to accelerate performance
- Highly compact program size through AndeStar™ V3 ISA
- Extensive branch predictions (BTB and RAS) to minimize branch hazards
- Low latency local memory with DMA for transferring large bulk of 1D/2D data efficiently
- MMU/MPU for memory management
- Flexibility
- All-C Embedded Programming
- Stack protection hardware to detect runtime overflow errors as well as monitoring the maximum required stack sizes
- Support boot-up from instruction local memory
- Power Management
- Low power modes initiated by either SW or HW
- PowerBrake technology to digitally reduce peak power consumption
- QuickNap™ automatic state management for fast power-off and wake-up.
Applications
- Sensor device/Sensor hub
- Unmanned Aerial Vehicle (UAV)
- Global Positioning System (GPS)
- Industrial automation
- Advanced motor control
- Advanced Driver Assistance System (ADAS)
Specifications
Identity
Part Number
AndesCore™ N15/N15F
Vendor
Andes Technology Corp.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
R.O.C
Learn more about CPU IP core
Adding RISC-V CPU Custom Extensions Can Boost Performance, Reduce Power, and Cut Cost in 5G, AI. AR/VR, and IoT applications
By Andes
Building security into an AI SoC using CPU features with extensions
With the rapid deployment of artificial intelligence (AI), the focus of AI system on chip (SoC) design has been on building smarter, faster and cheaper
When a Platform Provider Becomes a Competitor: Why Arm’s Silicon Strategy Changes the Incentives
I work at a RISC-V IP company, and I genuinely root for Arm — probably more than most people in my position would admit. Not because I’m confused about who competes with whom, but because Arm’s best move for their shareholders is also RISC-V’s biggest tailwind yet.
AndeSentry – Andes’ Security Platform
Security has become a critical requirement across a wide range of applications, including mobile devices, automotive infotainment systems, and embedded platforms such as robotics. These systems must deliver robust security functionality with minimal performance overhead, which in turn requires tight and seamless integration between hardware and software to achieve optimal efficiency.
How Next-Gen Chips Are Unlocking RISC-V’s Customization Advantage
Unlike fixed-ISA alternatives, RISC-V enables developers to create domain-specific processors for their systems-on-chip (SoCs). Custom instructions can boost throughput, reduce energy consumption, and shrink silicon area, all while preserving software compatibility and ecosystem portability. RISC-V’s open nature also reduces vendor lock-in, enabling faster innovation across automotive, AI, security, and high-performance computing (HPC).
Frequently asked questions about CPU IP cores
What is Superscalar 32-bit Processor?
Superscalar 32-bit Processor is a CPU IP core from Andes Technology Corp. listed on Semi IP Hub.
How should engineers evaluate this CPU?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.