Vendor: Cadence Design Systems, Inc. Category: Custom

Simulation VIP for AMBA CXS

Cadence provides a mature and comprehensive Verification IP (VIP) for the CXS specification which is part of the Arm® AMBA® famil…

Contact Provider Request Datasheet
Verification IP View all specifications

Overview

Cadence provides a mature and comprehensive Verification IP (VIP) for the CXS specification which is part of the Arm® AMBA® family of protocols. Incorporating the latest protocol updates, the Cadence® VIP for CXS is designed for easy integration in testbenches at IP, system-on-chip (SoC), and system levels. The VIP helps you reduce time to test, accelerate verification closure, and ensure end-product quality. The CXS VIP runs on all major simulators and supports SystemVerilog and e verification languages along with associated methodologies, including the Universal Verification Methodology (UVM) and Open Verification Methodology (OVM).

Supported specification: AMBA CXS v2.0 and Issue B update.

Key features

  • CCIX Support
    • Packs and unpacks CCIX messages to interface Arm interconnects (CMN600, CMN700, others) with CCIX support and works seamlessly with CCIX PRL VIP
  • Transaction Types
    • Supports monitoring and driving of all transaction types
  • Credit Grant
    • Supports different credit grant allocation modes
  • Delay Control
    • Delay controls for all interface signals
  • Multiple Packets in Single Flit
    • Supports multiple packets in a single flit
  • Data Check
    • Data parity checks
  • Ignore Deactivation Hint
    • Supports ignoring deactivation hint
  • Replication
    • Supports replication mode
  • Continuous Data
    • Supports continuous data mode

Block Diagram

Simulation VIP for AMBA CXS block diagram

Specifications

Identity

Part Number
Simulation VIP for AMBA CXS
Vendor
Cadence Design Systems, Inc.
Type
Verification IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact Cadence Design Systems, Inc.

Learn more about Custom IP core

How Cadence and TSMC Are Accelerating AI Silicon Design at Advanced Nodes

This post opens a four-part series exploring how the expanded Cadence–TSMC collaboration helps accelerate AI silicon design innovation. It frames the collaboration at advanced-node design to reduce iterations and improve correlation for DTCO-focused advanced AI and HPC designs—accelerating time to silicon with greater confidence.

Reimagining Chip Design - From Spec to Signoff with Cadence AI Super Agents

At CadenceLIVE Silicon Valley 2026, Cadence took a major step toward fully autonomous chip design—introducing two powerful new AI Super Agents that complete an end-to-end chip design flow. The ViraStack AI Super Agent targets analog design and verification, while the InnoStack AI Super Agent addresses digital implementation and signoff.

Serial Wire Debug (SWD) Protocol: Efficient Debug Interface for Arm-Based System

The Serial Wire Debug (SWD) protocol is a compact, two-pin debug interface designed for Arm processor-based systems. As an alternative to the traditional JTAG interface, SWD provides efficient access to debug and trace features while minimizing pin count—a critical requirement for resource-constrained embedded and mobile devices.

Heterogeneous Multicore using Cadence IP

This blog presents a heterogeneous multicore system built with the RISC-V Host CPU and Cadence IP: Xtensa DSPs, and the Janus Network-on-Chip (NoC). While this example uses an RISC-V CPU, any other ISA with similar capabilities can also serve as the host CPU.

Frequently asked questions about Custom Die-to-Die IP cores

What is Simulation VIP for AMBA CXS?

Simulation VIP for AMBA CXS is a Custom IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.

How should engineers evaluate this Custom?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Custom IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP