Vendor: Cadence Design Systems, Inc. Category: Custom

Simulation VIP for AMBA CXS

Cadence provides a mature and comprehensive Verification IP (VIP) for the CXS specification which is part of the Arm® AMBA® famil…

Verification IP View all specifications

Overview

Cadence provides a mature and comprehensive Verification IP (VIP) for the CXS specification which is part of the Arm® AMBA® family of protocols. Incorporating the latest protocol updates, the Cadence® VIP for CXS is designed for easy integration in testbenches at IP, system-on-chip (SoC), and system levels. The VIP helps you reduce time to test, accelerate verification closure, and ensure end-product quality. The CXS VIP runs on all major simulators and supports SystemVerilog and e verification languages along with associated methodologies, including the Universal Verification Methodology (UVM) and Open Verification Methodology (OVM).

Supported specification: AMBA CXS v2.0 and Issue B update.

Key features

  • CCIX Support
    • Packs and unpacks CCIX messages to interface Arm interconnects (CMN600, CMN700, others) with CCIX support and works seamlessly with CCIX PRL VIP
  • Transaction Types
    • Supports monitoring and driving of all transaction types
  • Credit Grant
    • Supports different credit grant allocation modes
  • Delay Control
    • Delay controls for all interface signals
  • Multiple Packets in Single Flit
    • Supports multiple packets in a single flit
  • Data Check
    • Data parity checks
  • Ignore Deactivation Hint
    • Supports ignoring deactivation hint
  • Replication
    • Supports replication mode
  • Continuous Data
    • Supports continuous data mode

Block Diagram

Simulation VIP for AMBA CXS block diagram

Specifications

Identity

Part Number
Simulation VIP for AMBA CXS
Vendor
Cadence Design Systems, Inc.
Type
Verification IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about Custom IP core

Building AI Infrastructure for Greater Choice and Flexibility

AI infrastructure is changing fast. Training and inference are putting different demands on compute, memory, connectivity, and networking, and there is no single architecture that fits every workload. For system architects, this opens up an important question: How much flexibility can be built into the system from the start?

How Cadence DSPs Put In-Cabin AI Audio On-Chip in SemiDrive's X10

SemiDrive, an automotive semiconductor company building SoCs and MCUs for the software-defined vehicle, has licensed and integrated Cadence Tensilica HiFi 5s DSPs into its X10 next-generation AI cockpit SoC, where they form the audio and voice subsystem. X10 has secured production collaborations with several leading automakers.

Frequently asked questions about Custom Die-to-Die IP cores

What is Simulation VIP for AMBA CXS?

Simulation VIP for AMBA CXS is a Custom IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.

How should engineers evaluate this Custom?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Custom IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP