Vendor: SmartDV Technologies Category: Custom

AMBA CXS Synthesizable Transactor

AMBA CXS Synthesizable Transactor provides a smart way to verify the ARM AMBA CXS component of a SOC or a ASIC in Emulator or FPG…

Contact Provider Request Datasheet

Overview

AMBA CXS Synthesizable Transactor provides a smart way to verify the ARM AMBA CXS component of a SOC or a ASIC in Emulator or FPGA platform. The SmartDV's AMBA CXS Synthesizable Transactor is fully compliant with standard AMBA CXS Specification.

Key features

  • Compliant with the latest ARM AMBA CXS specification.
  • Supports CXS Transmitter and Receiver.
  • Supports credit exchange mechanism.
  • Supports Link activation and deactivation.
  • Support for skipping link activation.
  • Configurable credit mechanism including dynamic and pre-allocated credit control.
  • Support for Interface properties and possible options as per protocol.
  • Supports continuous delivery of data - uninterrupted transmission of packets.
  • Fine grain control of below:
    • Flit packets placement
    • Packet control fields
  • Ability to configure the width of all signals.
  • Support for error injection during Link activation and deactivation.
  • Ability to inject and detect errors including:
    • Credit exchange mechanism
    • Flit packets placement
    • Parity
    • Packet control fields
    • Packet size
    • Link activation and deactivation
  • Programmable Protocol signal delays.
  • Supports constrained randomization of protocol attributes.
  • Programmable Timeout insertion.
  • Rich set of configuration parameters to control CXS functionality.
  • On-the-fly protocol and data checking.
  • Notifies the testbench of significant events such as transactions, warnings, timing and protocol violations.
  • Transaction logging and Performance Reporting support.
  • Callbacks in Transmitter and Receiver for various events.
  • Status counters for various events on bus.

Block Diagram

AMBA CXS Transactor block diagram

Benefits

  • Compatible with testbench writing using SmartDV VIP's
  • All UVM sequences/testcases written with VIP can be reused
  • Runs in every major emulators environment
  • Runs in custom FPGA platforms

What’s Included?

  • Synthesizable transactors
  • Complete regression suite containing all the AMBA CXS Synthesizable testcases.
  • Examples showing how to connect various components, and usage of Synthesizable Transactor.
  • Detailed documentation of all class, task and functions used in verification env.
  • Documentation contains User's Guide and Release notes.

Specifications

Identity

Part Number
AMBA CXS Transactor
Vendor
SmartDV Technologies
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact SmartDV Technologies

Learn more about Custom IP core

Rapid Validation of Post-Silicon Devices Using Verification IP

A well-repeated truism throughout the semiconductor industry is that chip design verification is complex and often takes up the largest portion of a design project’s schedule –– sometimes as much as 70% –– and an ongoing challenge facing verification engineers.

The Future Of Chip Design

The future of chip design in a few short years could look entirely different as the semiconductor industry witnesses an advancing trend toward free and flexible, community-supported hardware designs for the long tail of new applications based on custom semiconductor devices

RISC-V's CPU Verification Challenge

RISC-V is new and does not have the benefit yet of years of field-proven experience. This means that a carefully chosen and executed CPU verification strategy is essential. It also means that the availability of a “golden reference model” is a critical component that must be secured.

Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings

The growing adoption of RISC-V in high-performance and scientific computing has increased the need for performance-portable code targeting the RISC-V Vector (RVV) extension. However, current compiler infrastructures provide limited end-to-end support for generating optimized RVV code from high-level representations to low-level implementations. In particular, existing MLIR distributions lack practical lowering paths that map high-level abstractions to RVV intrinsics, limiting their applicability for production-ready RISC-V kernels. This paper presents a compilation approach that combines MLIR with xDSL to bridge the missing lowering stages required for RVV code generation.

Frequently asked questions about Custom Die-to-Die IP cores

What is AMBA CXS Synthesizable Transactor?

AMBA CXS Synthesizable Transactor is a Custom IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this Custom?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Custom IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP