Vendor: EnSilica Category: Hash / MAC

SHA512 & SHA384 core

The eSi-SHA512 core is an easy to use SHA hash accelerator peripheral for both SHA512 and SHA384.

SHA2 (SHA-384) + 1 View all specifications

Overview

The eSi-SHA512 core is an easy to use SHA hash accelerator peripheral for both SHA512 and SHA384.

This is a cryptographic hash function designed by the United States National Security Agency and is a U.S. Federal Information Processing Standard published by NIST. There are various hash lengths that are supported in the NIST FIPS 180-4 standard, this core supports SHA384 and SHA512.

Key features

  • Simple register based interface
  • 81 clock cycles per 1024 bits of input data
  • AMBA 3 APB slave interface
  • DMA flow-control interface
  • Verilog 2001.

Block Diagram

What’s Included?

  • RTL
  • Testbench
  • Software libraries

Specifications

Identity

Part Number
eSi-SHA512
Vendor
EnSilica
Type
Silicon IP

Security

Crypto Algorithm
SHA2 (SHA-384) , SHA2 (SHA-512)

Provider

HQ: UK

Learn more about Hash / MAC IP core

Why user-terminal silicon will shape LEO’s next phase

As Low Earth Orbit (LEO) satellite networks target mass-market broadband, mobility and enterprise services, the chipset inside the user terminal – not only the constellation in orbit –will determine the achievable cost, power consumption and production scale

Frequently asked questions about Hash / MAC IP cores

What is SHA512 & SHA384 core?

SHA512 & SHA384 core is a Hash / MAC IP core from EnSilica listed on Semi IP Hub.

How should engineers evaluate this Hash / MAC?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Hash / MAC IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP