Vendor: Rambus, Inc. Category: Hash / MAC

SHA-2 Hash Core with DMA

The CRYPT-IP-120 combines local key storage, an AES cipher (AES-IP-39), a SHA-2 hash (HASH-IP-57) and DMA capability into an easy…

SHA2 View all specifications

Overview

The CRYPT-IP-120 combines local key storage, an AES cipher (AES-IP-39), a SHA-2 hash (HASH-IP-57) and DMA capability into an easy to integrate, silicon-proven package. Designed for fast integration into SoCs, and featuring low gate count and full transforms, the CRYPT-IP-120 DMA crypto engine provides a reliable and cost-effective embedded solution for high speed processing pipelines.

CRYPT-IP-120 Features

Specifications CRYPT-IP-120b CRYPT-IP-120c-c CRYPT-IP-120c-h CRYPT-IP-120d-h CRYPT-IP-120f
Control Interface Simple register based control interface
Operation done interrupt
DMA done interrupt
DMA Controller X X X X X

AHB Master & Slave Interfaces

 X X X X X
Local Key Store X       X
AES X       X
SHA   224, 256 224, 256, 384, 512 224, 256, 384, 512 224, 256
Gate Count (fab and process node-dependent) 49-53K        

Key features

  • The CRYPT-IP-120 DMA crypto core provides hardware cryptographic algorithm implementations for optimal performance, user experience, battery lifetime and robust security.
    • Significant performance boost compared to software execution on the host processor.
    • Ability to store keys in an integrated RAM via DMA, and keep these inaccessible from (but usable by) the host/application.
  • The flexibility of the CRYPT-IP-120 architecture allows customization to individual requirements, including SNOW3G, Kasumi, AES-XTS and other basic IP modules.

Benefits

  • Low-power Crypto core
  • Silicon-proven implementation
  • Fast and easy to integrate into SoCs
  • Flexible layered design
  • Complete range of configurations
  • World-class technical support

Specifications

Identity

Part Number
CRYPT-IP-120
Vendor
Rambus, Inc.
Type
Silicon IP

Security

Crypto Algorithm
SHA2

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Rambus, Inc.
HQ: USA

Learn more about Hash / MAC IP core

Realizing the Performance Potential of a PCI-Express IP

This paper describes challenges involved in realizing the maximum performance of a configurable interconnect IP (GPEX - Rambus PCI Express Digital Controller). The following sections describe how various performance metrics such as roundtrip latency and bandwidth can be used to characterize a PCI Express IP performance and its impact on the system. The ideas presented can also be applied to other high speed interconnect architectures like RapidIO and Hypertransport

Challenges in PCI Express IP Implementation

IP selection, verification and integration are key aspects to the success of an IP-based design. This paper describes some of the challenges imposed by an IP based implementation of the technology and discusses about possible solutions to address them.

Frequently asked questions about Hash / MAC IP cores

What is SHA-2 Hash Core with DMA?

SHA-2 Hash Core with DMA is a Hash / MAC IP core from Rambus, Inc. listed on Semi IP Hub.

How should engineers evaluate this Hash / MAC?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Hash / MAC IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP