Vendor: Secure-IC Category: Hash / MAC

Hash Crypto Engine

The Hash Crypto Engine is flexible and optimized hash IP core compliant with FIPS 180-3 (HASH functions), FIPS 198 (HMAC function…

Overview

The Hash Crypto Engine is flexible and optimized hash IP core compliant with FIPS 180-3 (HASH functions), FIPS 198 (HMAC function) and OSCCA (SM3).

With a flexible wrapper supporting a wide selection of programmable hashing modes (SHA-1, SHA-224, SHA-256, SHA-384, SHA-512, SM3 and MD5) with HMAC and several options of data interface, the Hash Crypto Engine is an easy-to-use solution with predictable resources and performances on ASIC and FPGA.

Implementation aspects

The Hash Crypto Engine is easily portable to ASIC and FPGA. It supports a wide range of applications on various technologies. The unique architecture enables a high level of flexibility. The throughput and features required by a specific application can be taken into account in order to select the most optimal and compact configuration.

Key features

  • ASIC and FPGA
  • Supports:
    • SHA-1
    • SHA-224
    • SHA-384
    • SHA-512
    • SM3
    • MD5
  • Supports HMAC
  • Message padding in software or hardware
  • Low power feature
  • Data interface: AMBA (AHB/AXI) with optional DMA
  • AMBA (APB, AXi-4 Lite) Configuration Interface
  • Control interface: APB/AXI4-lite

Block Diagram

Benefits

  • Off-the-shelf, predictable and silicon-proven solution
  • Logic footprint optimized to used hash functions
  • Supports several hash functions
  • Easy to integrate
  • User-friendly Software API
  • Portable and optimized to ASIC or FPGA technology

Applications

  • Digital signature
  • Key derivation

What’s Included?

  • Netlist or RTL
  • Scripts for synthesis
  • Self-checking Testbench based on FIPS vectors
  • Datasheet
  • Integration guide

Specifications

Identity

Part Number
SCZ_IP_Hash
Vendor
Secure-IC
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

HQ: France

Learn more about Hash / MAC IP core

Secure-IC Enables World’s First PSA Level 4 Certification within Silicon Labs Series 3’s Secure Vault

This historic milestone validates Secure-IC's cutting-edge technology, namely Securyzr™ S100 series derived from Securyzr™ neo Core Platform, serving as the advanced Root of Trust at the core of the Series 3's Secure Vault. It also demonstrates Silicon Labs' security leadership and stands as a testament to the longstanding partnership between the two companies, where semiconductor innovation meets world -class embedded cybersecurity expertise.

Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems

In a landscape defined by AI acceleration, chiplet-based system integration, and upcoming post-quantum challenges, Secure-IC (booth #1225) will showcase its latest technologies addressing the complex challenges of chiplet security, quantum resilience, automotive-grade protection, and compliance with fast-evolving global security regulations.

Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security

Secure-IC, the rising leader, and global provider of end-to-end cybersecurity solutions for embedded systems and connected objects, has achieved a historical milestone by becoming the first security IP and software vendor worldwide to receive CAVP (Cryptographic Algorithm Validation Program) Hardware certification for its Post-Quantum Cryptography (PQC) algorithms.

Frequently asked questions about Hash / MAC IP cores

What is Hash Crypto Engine?

Hash Crypto Engine is a Hash / MAC IP core from Secure-IC listed on Semi IP Hub.

How should engineers evaluate this Hash / MAC?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Hash / MAC IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP