PrimeSoC Technologies
•
HQ:
India
CXL is high bandwidth, low latency interconnect lies between host processor and memory devices/accelerators or other network inte…
- CXL
- Immediate
- CXL V3.0/V2.0
Compare 244 CXL IP Listing from 22 vendors
-
-
Rambus, Inc.• HQ: USA
The Compute Express Link™ (CXL™) 2.0 Controller (formerly XpressLINK) leverages a silicon-proven PCIe 5.0 controller architecture…
- CXL
- In production
- Available
- CXL, PCI-SIG
-
Rambus, Inc.• HQ: USA
The Compute Express Link™ (CXL™) 2.0 Controller (formerly XpressLINK) leverages a silicon-proven PCIe 5.0 controller architecture…
- CXL
- In production
- Available
- CXL, PCI-SIG
-
CXL Controller With HPC Features (Spec Version 3.0 and Above)
Synopsys, Inc.• HQ: USASupports CXL 4.0 spec at 128GT/s and full backwards compatibility with CXL 3.x, 2.0, and 1.x
- Controller
-
VIP for Compute Express Link (CXL)
Synopsys, Inc.• HQ: USASynopsys Verification IP (VIP) for CXL provides verification of design implementations based on CXL specifications which can be u…
- Verification IP
-
Cadence Design Systems, Inc.• HQ: USA
Most advanced PHY and controller IP for HPC, AI/ML, data communications, networking, and storage systems
- Multi-Protocol PHY
-
Adds security Interfaces, features to CXL 3.0 Premium controllers
Synopsys, Inc.• HQ: USAThe Compute Express Link (CXL) Controller IP implements the port logic required to build a CXL device, host or switch, and can be…
- CXL
-
Cadence Design Systems, Inc.• HQ: USA
Most advanced PHY and controller IP for HPC, AI/ML, data communications, networking, and storage systems
- Multi-Protocol PHY
- Silicon proven
-
CXL Controller (Spec Version 2.0 and Below)
Synopsys, Inc.• HQ: USAThe Synopsys Compute Express Link (CXL) Controller IP implements the port logic required to build a CXL device, host or switch, a…
- CXL
- Available on request
- Available
-
CXL 3.0 Integrity and Data Encryption Security Module
Synopsys, Inc.• HQ: USAThe Compute Express Link (CXL) interface protocol enables low-latency data communication between system-on-chip (SoC) and general…
- CXL
-
Cadence Design Systems, Inc.• HQ: USA
32G NRZ Multi-Protocol PHY
- TSMC
- 5nm
- N5
- Silicon Proven
-
CXL 2.0 Integrity and Data Encryption Security Module
Synopsys, Inc.• HQ: USAThe Compute Express Link (CXL) interface protocol enables low-latency data communication between system-on-chip (SoC) and general…
- PCIe / CXL IDE
-
PrimeSoC Technologies• HQ: India
CXL is high bandwidth, low latency interconnect lies between host processor and memory devices/accelerators or other network inte…
- CXL
- FPGA proven
- Immediate
- CXL V2.0
-
CXL Host Device Dual mode controllers
PrimeSoC Technologies• HQ: IndiaPrimesoc's CXL IP supports dual mode of Host and device , integrated with PCIE Gen5 and well tested.
- CXL
- Matured- FPGA validated
- Immediate
- CXL Spec V1.1
-
Rambus, Inc.• HQ: USA
The ICE-IP-63 (EIP-63) is a scalable high-performance, multi-channel cryptographic engine that offers AES-GCM operations as well …
- PCIe / CXL IDE
-
PrimeSoC Technologies• HQ: India
Retimer that are Physical Layer protocol aware and that interoperate with any pair of Components with any compliant channel on ea…
- CXL
- Immediate
- CXL V2.0
-
PrimeSoC Technologies• HQ: India
Retimer that are Physical Layer protocol aware and that interoperate with any pair of Components with any compliant channel on ea…
- CXL
- Immediate
- CXL V3.0/V2.0
-
Universal Chiplet Interconnect Express (UCIe™) PHY and Controller
Cadence Design Systems, Inc.• HQ: USAHigh-bandwidth, low-power and low-latency standardized die-to-die interconnect
- Controller + 1
-
UCIe Controller add-on CXL2 Protocol Layer
Synopsys, Inc.• HQ: USAThe UCIe Controller IP encompasses the Die-to-Die Adapter Layer and Protocol Layer for widely used protocols, such as PCI Express…
- UCIe
-
UCIe Controller add-on CXL3 Protocol Layer
Synopsys, Inc.• HQ: USAThe UCIe Controller IP encompasses the Die-to-Die Adapter Layer and Protocol Layer for widely used protocols, such as PCI Express…
- UCIe