Trusted Autonomy with Cadence Super Agents & NVIDIA Open Agent Safety Platform
Cadence AI Super Agents bring engineering trusted autonomy to semiconductor workflows, enabled by NVIDIA Open Agent Safety Platform.
Vendor:
Cadence Design Systems, Inc.
Category:
Multi-Protocol PHY
PHY for PCIe 5.0 and CXL
32G NRZ Multi-Protocol PHY
Overview
Cadence PHY IP for PCI Express® (PCIe®) 5.0 is a high-performance SerDes configurable to operate from 1.25Gbps to 32Gbps in NRZ mode. This state-of-the-art PHY is designed specifically for infrastructure and data center applications. The SerDes’s ultra-long-reach equalization and robust clock-data recovery capabilities allow it to achieve unparalleled performance and reliability. In addition, the SerDes IP features low data path latency and low power consumption, making it ideal for deployment in time-sensitive applications in high-performance computing (HPC), artificial intelligence and machine learning (AI/ML), networking, and storage systems.
Key features
- Low-latency, long-reach, and low-power modes
- Wide range of protocols that support networking, storage, and computing applications
- Advanced equalization and clock-data-recovery to deliver unmatched channel loss handling performance and reliability
- Eye Surf —provides convenient access to an integrated non-destructive real-time eye scope and BER bathtub curve to monitor the bit error rate (BER) and the link performance during live traffic
- Comprehensive set of diagnostic and test features is embedded and easily accessible by the user to accelerate silicon bring-up and simplify troubleshooting
- Extensive set of isolation, test modes, and loop-backs including APB and JTAG
- Supports PIPE 5.2 standard
- Built-in support for 1x16 to 16x1 modes of operation
Block Diagram
PHY for PCIe 5.0 and CXL block diagram
Benefits
- Power-Efficient Design: Best-in-class power, performance, and area at PCIe 5.0 max data rates with lowest L1.2 standby power
- Flexibility: Highly configurable PHY with support for PCIe, CXL, 25G-KR, 10G-KR, SGMII, and common electrical standards such as CEI-11G/28G
- Ease of use: Fully verified, pre-integrated IP delivery, with package and signal integrity support and firmware for faster bring-up
Applications
- Communications,
- Consumer Electronics,
- Data Processing,
- Industrial and Medical,
- Military/Civil Aerospace
What’s Included?
- Integration Views: Verilog behavioral model, GDSII, CDL, and power models
- Synthesizable RTL
- DFT-Verilog netlists with SS/FF, CTL, and BSDL
- Reference Verilog testbenches used for generating SoC-level VCD ATE test patterns for PHY
- IBIS-AMI kit
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| TSMC | 5nm | N5 | Silicon Proven |
Specifications
Identity
Part Number
PHY for PCIe 5.0 and CXL
Vendor
Cadence Design Systems, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Multi-Protocol PHY IP core
Cadence Collaborates With TSMC to Deliver Certified Tool Solutions and Industry-Leading, Silicon-Proven UALink IP on TSMC Advanced Processes
Expanded partnership spans TSMC A14 certification, silicon-proven IP on TSMC N3P/N2P, wafer-scale 3D-IC for hundreds of chiplets, and agentic AI flows
Cadence Expands ChipStack AI Super Agent with a New Agent for RTL Generation and Early PPA Optimization
New AI agent leverages core EDA technologies to both create RTL from specifications and upgrade RTL with signoff‑grade quality and performance, validated in early trials with Honda
Cadence Tensilica IP Powers Analog Devices’ Next-Generation DSP Architecture
The joint effort brings Cadence’s highly optimized Tensilica DSP architecture into the next-generation ADSP product family from ADI, enabling richer audio experiences, enhanced voice interactions, and greater system intelligence for future automotive platforms.
Cadence Subsystem for PCIe 6.0 Architecture Achieves First-Pass PCI Express Specification Compliance
Complete x8 subsystem solution in TSMC N3 process demonstrates industry readiness for mass production and de-risks adoption for AI/HPC customers
DDR5 MRDIMM Gen2: The Missing Link in Scaling AI Infrastructure
Cadence leads the market with its DDR5 MRDIMM 12.8 Gbps Gen2, TSMC N3P IP system solution, establishing a new benchmark for industry-leading PPA. Key industry leaders have already adopted this solution, which is now also available in the TSMC N2P and N5/N4P process nodes.
Frequently asked questions about Multi-Protocol PHY IP cores
What is PHY for PCIe 5.0 and CXL?
PHY for PCIe 5.0 and CXL is a Multi-Protocol PHY IP core from Cadence Design Systems, Inc. listed on Semi IP Hub. It is listed with support for tsmc Silicon Proven.
How should engineers evaluate this Multi-Protocol PHY?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Multi-Protocol PHY IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.