Vendor: Silicon Library Inc. Category: Single-Protocol PHY

SD4.x UHSII

SLI UHS-II PHY Analog IP consists of a mixed-signal SERDES supporting both Full Duplex and Half Duplex modes.

PHY View all specifications

Overview

Silicon Library (SLI) SDHC/SDXC UHS-II PHY IP solution, which consists of analog PHY IP module and digital Physical Coding Sublayer (PCS) IP module, is compliant with SD 4.1 standard. PHY analog IP is provided as a hard macro, and PCS IP is provided as a synthesizable soft macro.

SLI UHS-II PHY Analog IP consists of a mixed-signal SERDES supporting both Full Duplex and Half Duplex modes. The data rate covers from 390Mbps to 1.56Gbps (Full Duplex) / 3.12Gbps (Half Duplex). This IP can be configured as either Host applications such as DSC and SD Card readers, or Device applications including SD Cards.SLI UHS-II PCS IP supports both 8bit and 16bit interfaces for the link layer to provide the flexibility of user implementation. Loopback modes, Built-In-Self-Test (BIST) and other test modes are available for customer’s SoC and system tests.

This IP is available as Silicon proven ‘off-the-shelf’ IP in various major fabs and technology nodes from 6nm to 130nm. Please download the product brief or contact sales for more detailed information. SLI will accept porting requests from customers.

Key features

PHY Features

  • SD 4.1 standard compliant physical layer
  • Supports either UHS-II host or device
  • 156MB/s (Full-Duplex), 312MB/s (Half-Duplex)
  • Programable analog characteristics

PCS Features

  • SD 4.1 standard compliant physical coding sublayer
  • Fully synthesizable RTL
  • 8bit and 16bit interfaces with link layer
  • Power saving modes
  • Test mode control
  • Analog characteristics control

Block Diagram

Click to open fullscreen

Specifications

Identity

Part Number
SD4.x UHSII
Vendor
Silicon Library Inc.
Type
Silicon IP
Controller / PHY
PHY

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is SD4.x UHSII?

SD4.x UHSII is a Single-Protocol PHY IP core from Silicon Library Inc. listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP