Vendor: Atria Logic, Inc. Category: DDR

QDR IV XP PHY + Memory Controller

Atria Logic with its vast expertise and working experience for more than a decade in memory domains, brings a high speed PHY and …

Contact Provider Request Datasheet
Controller + PHY View all specifications

Overview

Atria Logic with its vast expertise and working experience for more than a decade in memory domains, brings a high speed PHY and Memory Controller for next generation memories introduced under the QDR consortium. Working at high speeds it garnishes the maximum speed of Stratix V FPGAs at 800MHz. De- skew training sequences, per-bit calibration and rate conversions at high speeds from uer interface (quarter rate) to memory interface (full rate) are some its features.

Key features

  • Standard: QDR IV XP (Extreme Performance) PHY and Memory Controller
  • Frequency: Memory Interface : 800MHz
  • User Interface : 200MHz
  • Write Latency at Memory Interface : 5 Full Rate Cycles
  • Read Latency at Memory Interface : 8 Full Rate Cycles
  • Burst Length : 2 Words
  • Calibration : Per-bit calibration for data, command and address on memory interface.
  • Data Modes: x18 mode supported at 2 ports respectively. At one FR cycle 2 x (18+18) = 72b of data transferred.
  • FPGA Platform: Stratix V FPGA

Block Diagram

AL-QDR4-PHY-MEMCNTRL block diagram

Applications

  • High performance networking and communication applications
  • Servers

What’s Included?

  • FPGA specific netlist
  • Complete HDLtestbench
  • Test images
  • Data Sheet and Users Guide

Specifications

Identity

Part Number
AL-QDR4-PHY-MEMCNTRL
Vendor
Atria Logic, Inc.
Type
Silicon IP
Controller / PHY
Controller + PHY

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact Atria Logic, Inc.

Learn more about DDR IP core

High Bandwidth Memory (HBM) Model & Verification IP Implementation - Beginner's guide

With ever increasing need for very high operating frequency of graphics (GPU) or general purpose (CPU) processors, the limited memory bandwidth forms a bottleneck to extract maximum performance out of a system. To add to this, low power consumption, form factor of the memory devices also play significant roles in optimal and efficient solutions.

Design Considerations for High Bandwidth Memory Controller

High Bandwidth Memory (HBM) is a high-performance 3D-stacked DRAM. It is a technology which stacks up DRAM chips (memory die) vertically on a high speed logic layer which are connected by vertical interconnect technology called TSV (through silicon via) which reduces the connectivity impedance and thereby total power consumption.

Ultra HD H.264 Video Codec IP solution on Zynq FPGA

Numerous industries in broadcast, cable, videoconferencing and consumer electronics space are using H.264 as the video codec of choice for their products and services. The H.264/AVC video coding standard achieves a significant improvement in coding efficiency with increased computational complexity relative to former standards.

Frequently asked questions about DDR Interface IP

What is QDR IV XP PHY + Memory Controller?

QDR IV XP PHY + Memory Controller is a DDR IP core from Atria Logic, Inc. listed on Semi IP Hub.

How should engineers evaluate this DDR?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DDR IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP