Vendor: Cadence Design Systems, Inc. Category: Single-Protocol PHY

PHY for PCIe 4.0

Low-power, long-reach, multi-protocol PHY for PCIe 4.0

Contact Provider Request Datasheet
PCIe Gen4 View all specifications

Overview

The Cadence 16G Multi-Link and Multi-Protocol PHY is a silicon-proven, high-end SerDes operating at speeds from 1.25Gbps to 16Gbps featuring long-reach equalization capability at very low active and standby power. This SerDes offers ultra-low exit latency for time-critical applications. It simultaneously supports PCI Express® (PCIe®) 4.0, 10G-KR, and QSGMII/SGMII, and other protocols allowing great flexibility to mix and match protocols within the same macro.

Key features

  • Wide range of protocols that support networking, high-performance computing (HPC), and applications
  • Low-latency, long-reach, and low-power modes
  • Multi-Link PHY—mix protocols within the same macro
  • EyeSurf —non-destructive on-chip oscilloscope
  • User-friendly graphical interface provides easy access to embedded bit-error-rate (BER) and pattern testers and monitors to measure the link performance in real time
  • Extensive set of isolation, test modes, and loop-backs including APB and JTAG
  • Supports 16-bit, 20-bit, and 32-bit PIPE and non-PIPE interfaces
  • Selectable serial pin polarity reversal for both transmit and receive paths

Block Diagram

PHY for PCIe 4.0 - Low-power, long-reach, multi-protocol PHY for PCIe 4.0 block diagram

Benefits

  • High Performance: Single macro supports max 16Gbps with up to 16 lanes for long-reach applications
  • Mature and Silicon Proven: Compliance proven, customer SoCs in volume production
  • Low Risk: Fully validated by Cadence’s rigorous IP qualification process and system stress tests
  • Ease of Use: Fully verified pre-integrated IP delivery, with package and signal integrity support and firmware for rapid bring-up

What’s Included?

  • PMA Hard Macro
  • PCS-BIST Soft Macro
  • Datasheet
  • SoC integration guide
  • Optional design integration and bring-up support services

Specifications

Identity

Part Number
PHY for PCIe 4.0
Vendor
Cadence Design Systems, Inc.
Type
Silicon IP

Standards & Interfaces

Supported Standards
PCIe Gen4

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact Cadence Design Systems, Inc.

Learn more about Single-Protocol PHY IP core

Rethinking AI Infrastructure: The Rise of PCIe Switches

Far from just a functional piece of hardware, PCIe switches are the invisible foundation that accelerates data processing, eliminates bottlenecks, and ensures modern AI systems operate with blazing speed and pinpoint precision.

UALink Under the Hood: Why Full-Stack Verification Wins

Verifying UALink means following a transaction the way the silicon does: down through four layers, out across one, two, or four SerDes lanes at the configured 100G or 200G serial rate, and back again, with its meaning and its bytes both intact. This blog takes that journey one layer at a time, and along the way examines a detail of the data link flit that is easy to overlook and important to get right.

A Look at New Open Standards to Improve Reliability and Redundancy of Automotive Ethernet

To meet the safety and deterministic latency requirements for controlling a car, a new set of open standards is being developed, collectively referred to as “Time Sensitive Networking,” or TSN. These improve the reliability, timing, redundancy, and failure detection ability of Ethernet to the level where it can be applied throughout an automobile. This article describes how Cadence has addressed the hardware requirements of TSN in its Automotive Ethernet Media Access Controller (MAC).

Frequently asked questions about Single-Protocol PHY IP

What is PHY for PCIe 4.0?

PHY for PCIe 4.0 is a Single-Protocol PHY IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP