USB 2.0 PHY IP, Silicon Proven in TSMC 16FFC

The entire physical layer (PHY) IP solution for USB 2.0 was created to provide exceptional performance and consume little power. The USB2.0 IP implements the High-Speed USB 2.0 Transceiver, which can be used with hosts, devices, or OTG function controllers. The specification that follows UTMI+level 3 is the USB2.0 PHY IP, which supports Full-Speed (12 Mbps) and Low-Speed (1.5 Mbps) data rates. By merging numerous mixed-signal circuits, high-speed data transfer @ 480Mbps can be accomplished. The expanded USB Battery Charging standards, intended for usage in consumer electronics and mobile devices, are also supported by the USB2.0 PHY IP. The USB 2.0 PHY IP standard is implemented by numerous factories and nodes, including "TSMC 28HPC+, TSMC 40LP, TSMC 40LL, UMC 28HPC, UMC 40LP, UMC 55SP, UMC 55EF, SMIC 14SF+, SMIC 40LL, SMIC 55LL." The USB2.0 PHY IP transceiver's small chip size and low power consumption had no impact on performance or data throughput. In order to fully allow host and device functionality, the USB2.0 PHY IP delivers a full on-chip physical transceiver solution with Electrostatic Discharge (ESD) protection, a clock generating block provided by an internal PLL, and a resistor termination calibration circuit.