Vendor: OPENEDGES Technology, Inc. Category: Network-On-Chip

On-Chip Interconnect IP

OPENEDGES On-Chip Interconnect (OIC) delivers exceptional performance, and SoC design flexibility based on automated end-to-end i…

Contact Provider Request Datasheet

Overview

OPENEDGES On-Chip Interconnect (OIC) delivers exceptional performance, and SoC design flexibility based on automated end-to-end interconnect generation flow. It enables high-speed routing with pre-calculated routing path details and supports higher speed, low latency, and floorplan flexibility.

Key features

Memory Subsystem IP

  • Tuning the performance for the entire SoC memory subsystem
  • ActiveQoS bandwidth and latency control for the entire SoC memory subsystem

​High-Speed Technology

  • More than 1.5GHz at 5nm processor

​Flexible Floorplan & Physical Design Friendly

  • Long-distance Asynchronous Bridge (LDA) technology solves long and narrow topology design

​Ultra Low Power

  • Enables <200uW idle power for entire backbone (+3M gate size)

​Area (Wire Congestion)

  • Less than 50% of typical AXI-based backbone bus area

​​Design Tools

  • End-to-end RTL and verification package generation with OPENEDGES toolkit
  • Intuitive NoC Topology Design & Configuration GUI Toolkit

Block Diagram

OIC block diagram

Benefits

High Performance

  • Proprietary HyperPath technology enabling 2x performance
  • Extremely low latency with LDA technology
  • Dynamic priority control in OIC and OMC, based on observed latency & bandwidth (ActiveQoS)

​Low Power Consumption

  • Advanced Clocking enables extremely low power
  • Proactively clock-gating

​High Flexibility

  • Automated end-to-end RTL generation with an OPENEDGES design toolkit
  • Fast & easy SoC design of high-speed and long-distance interconnect

​Safety & Security

  • End-to-end ECC (SECDED) support​
  • End-to-end at-speed BIST

Applications

  • Automotive,
  • Application Processors,
  • Digital Baseband Modems,
  • Set-Top-Box,
  • Digital TV,
  • OTT,
  • Surveillance,
  • IoT,
  • Enterprise SSD Controllers

What’s Included?

  • IP Core RTL
  • Simulation Environment
  • Synthesis, Lint Script
  • Detail Documentation

Specifications

Identity

Part Number
OIC
Vendor
OPENEDGES Technology, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact OPENEDGES Technology, Inc.

Learn more about Network-On-Chip IP core

Practical AI Silicon on Mainstream Node using LPDDR

This solution brief highlights how Samsung’s mainstream 8nm process node and LPDDR5X (LP5X) memory together deliver an optimized balance of performance, bandwidth, power efficiency, and cost. The combination enables scalable AI inference across diverse computing environments, from edge devices and AI appliances to emerging inference-focused AI infrastructure, making advanced AI deployment more accessible for startups, fabless innovators, and OEMs alike.

HyNoC: A Hybrid Circuit-Switch/Wormhole Network-on-Chip for Distributed VLIW Computing on FPGA

Network-on-Chip (NoC) architectures have become the standard interconnect fabric for many-core systems, yet most proposals face a fundamental trade-off between latency, area, and congestion management. This paper presents HyNoC (Hybrid Network-on-Chip), an open-source NoC architecture that combines circuit-switch path establishment with wormhole data transfer, targeting distributed computing systems built around VLIW processor cores on FPGA.

Secure Multi-Path Routing with All-or-Nothing Transform for Network-on-Chip Architectures

Ensuring Network-on-Chip (NoC) security is crucial to design trustworthy NoC-based System-on-Chip (SoC) architectures. While there are various threats that exploit on-chip communication vulnerabilities, eavesdropping attacks via malicious nodes are among the most common and stealthy. Although encryption can secure packets for confidentiality, it may introduce unacceptable overhead for resource-constrained SoCs.

Why verification matters in network-on-chip (NoC) design

In this article, we will dive deeper into a comprehensive methodology for formally verifying an NoC, showcasing the approaches and techniques that ensure our NoC designs are robust, efficient, and ready to meet the challenges of modern computing environments.

SoC design: When a network-on-chip meets cache coherency

Many people have heard the term cache coherency without fully understanding the considerations in the context of system-on-chip (SoC) devices, especially those using a network-on-chip (NoC). To understand the issues at hand, it’s first necessary to understand the role of cache in the memory hierarchy.

Frequently asked questions about NoC IP cores

What is On-Chip Interconnect IP?

On-Chip Interconnect IP is a Network-On-Chip IP core from OPENEDGES Technology, Inc. listed on Semi IP Hub.

How should engineers evaluate this Network-On-Chip?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Network-On-Chip IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP