What is Tessent NoC Monitor?
Tessent NoC Monitor is a Network-On-Chip IP core from Siemens Tessent Embedded Analytics listed on Semi IP Hub.
Vendor:
Siemens Tessent Embedded Analytics
Category:
Network-On-Chip
Tessent NoC Monitor
The Tessent Embedded Analytics NoC Monitor provides non-intrusive monitoring of interconnect activity across the AMBA 5 CHI (Cohe…
Overview
The Tessent Embedded Analytics NoC Monitor provides non-intrusive monitoring of interconnect activity across the AMBA 5 CHI (Coherent Hub Interface) network-on-chip (NoC).
The NoC Monitor enables full transaction-level visibility of traffic with a wide range of measurements, analytics and statistics gathering. All of these are run-time configurable and include “logic analyzer” style controls and dependencies, local buffering and cross-triggering. The modules can track transactions (e.g. trace) and automatically gather statistics to identify issues such as contention, peak traffic, and deadlock. It is the market’s most comprehensive CHI debug solution.
All Tessent Embedded Analytics monitors (IPs), can be accessed via a dedicated, secure communication infrastructure. Non-intrusive debug and monitoring using an off-chip host or debugger is facilitated through USB 2, USB 3, JTAG, or Aurora interfaces. Embedded software can drive the system via an AXI interface to create a self-contained on-chip monitoring system.
The NoC Monitor enables full transaction-level visibility of traffic with a wide range of measurements, analytics and statistics gathering. All of these are run-time configurable and include “logic analyzer” style controls and dependencies, local buffering and cross-triggering. The modules can track transactions (e.g. trace) and automatically gather statistics to identify issues such as contention, peak traffic, and deadlock. It is the market’s most comprehensive CHI debug solution.
All Tessent Embedded Analytics monitors (IPs), can be accessed via a dedicated, secure communication infrastructure. Non-intrusive debug and monitoring using an off-chip host or debugger is facilitated through USB 2, USB 3, JTAG, or Aurora interfaces. Embedded software can drive the system via an AXI interface to create a self-contained on-chip monitoring system.
Key features
- Full transaction and trace-level visibility of traffic
- Wide range of measurements, analytics statistics: transactions, bus cycles, latency, duration, beats, concurrency
- Supports AMBA 5 CHI
- Run-time configurable
- Logic analyzer style controls and dependencies
Block Diagram
Tessent NoC Monitor block diagram
Benefits
- Accelerate SoC debug and SW development
- Identify and resolve hard-to-identify bugs significantly faster compared to traditional software-only solutions
- Root-cause performance degradations and memory corruption
- Better visibility and analytics
- Integrated part of the Tessent Embedded Analytics whole system solution
What’s Included?
- Parameterized soft core (Verilog RTL)
- Available UVM verification IP
- Optional Tessent SystemInsight IDE software
- Optional Tessent Embedded SDK software development kit
Specifications
Identity
Part Number
Tessent NoC Monitor
Vendor
Siemens Tessent Embedded Analytics
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
Frequently asked questions about NoC IP cores
How should engineers evaluate this Network-On-Chip?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Network-On-Chip IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.