I²C (Inter-Integrated Circuit) Controller is a two-wire, bi-directional serial bus that provides simple and efficient method of d…
- I2C / I3C
- Now
Low-Speed Control Interface IP cores provide the communication, control, monitoring, and management functions required by modern SoCs, microcontrollers, automotive systems, industrial equipment, and embedded platforms. These interfaces enable reliable connectivity between processors, sensors, peripherals, power-management devices, and external subsystems.
This catalog includes IP solutions for widely adopted control and management protocols such as I2C/I3C, SPI/QSPI/xSPI, UART, CAN, CAN FD, CAN XL, LIN, GPIO, IEEE 1588/PTP, MIPI RFFE, PMBus, Smartcard, ARINC 429, MIL-STD-1553, FlexRay, SENT, HDLC, and other specialized interfaces. Compare controller, target, and protocol IP offerings from multiple vendors based on standards compliance, feature sets, safety support, performance, and integration requirements.
I²C (Inter-Integrated Circuit) Controller is a two-wire, bi-directional serial bus that provides simple and efficient method of d…
The AXI Quad Serial Peripheral Interface connects the AXI4 interface to those SPI slave devices which are supporting the Dual or …
The Dual HDLC controller provides two full-duplex HDLC channels, each with 512-byte data FIFO buffers for both directions.
Flash SPI controller master/slave
Veriest's SPI Master Controller IP provides an industry standard data communication channel between the AMBA APB and SPI buses.
The LogiCORE™ IP AXI Universal Asynchronous Receiver Transmitter (UART) Lite interface connects to the Microcontroller Bus Archit…
The AXI Universal Asynchronous Receiver Transmitter (UART) 16550 connects to the AMBA® (Advance Microcontroller Bus Architecture)…
This product specification defines the architecture, hardware (signal) interface, software (register) interface and parameterizat…
The AXI GPIO provides a general purpose input/output interface to the AXI ( eXtensible Interface) interface.
Serial Peripheral Interface (SPI) Controller
Dolphin Technology provides Serial Peripheral Interface (SPI) IP which enables an AHB/APB host to access a serial device at high-…
This document describes the specifications for the General Purpose Input/Output (GPIO) core for the Processor Local Bus (PLB).
The Controller Area Network is a high reliable serial bus protocol defined in the Bosch CAN specification 2.0B.
SPI-4 Phase 2 Interface Solutions
The Xilinx SPI-4 Phase 2 core provides a fully compliant Packet-Over-SONET/SDH (POS) solution, which can be quickly integrated in…
Included with CAN IP Solutions.
XPS Serial Peripheral Interface
The XPS Serial Peripheral Interface (SPI) connects to the PLB (Processor Local Bus) and provides a serial interface to SPI device…
Included in EDK at no additional charge starting in EDK9.2i This product specification defines the architecture, hardware (signal…
SMIC 0.18um Low Leakage MMC Card
To provide a solution of the MMC cards, SMIC18LL_MMC_04B is integrated together by three independent IPs: SMIC18LL_PRG_03, SMIC18…
SMIC 0.18um Low Leakage MMC Card
To provide a solution of the MMC cards, SMIC18LL_MMC_04 is integrated together by three independent IPs: SMIC18LL_PRG_03, SMIC18L…
SMIC 0.18um Low Leakage MMC Card
To provide a solution of MMC cards, SMIC18LL_MMC_01 is integrated together by four independent IPs: SMIC18LL_PRG_03, SMIC18LL_ROS…
Asynchronous Communications Interface Adapter (ACIA)
The following information applies to both the Chip and Core versions of this 65xx brand microprocessor family member.
syn1588® enabled IEEE 1588 compliant clock synchronisation
The syn1588® Clock_M IP core offers the full syn1588® technology with a suitable number of trigger and IO events supported.