Hitting the Memory Wall:Why Cache Miss Tolerance Defines CPU Performance Now
This article shares our experience using Google’s FlatBuffers library as a memory subsystem stress test on the Andes AX46MPV RISC-V core.
Vendor:
Andes Technology Corp.
Category:
CPU
High-performance Processor for Real-time and Linux Applications
The Andes Technology N13 processor is a high performance CPU core architected for computation intensive applications running eith…
Overview
The Andes Technology N13 processor is a high performance CPU core architected for computation intensive applications running either on operating systems or as bare metal. The N13 is designed to serve the demanding requirements of application processors in SoCs for consumer electronics such as HDTVs, home media servers, cable and over-the-top set top boxes, as well as SoCs for the switches and routers delivering content to these devices.
Complete with Memory Management Unit, L1/L2 cache, Local Memory, DMA, FPU, Vectored Interrupt, and Branch Prediction, the N13 easily runs complex operating system such as Linux. And with an 8-stage pipeline and a clock rate over 1 GHz, the core delivers impressive performance of 2.05 DMIPS/MHz to serve the most demanding computing environments. Furthermore, the N13 AndesCore™ supports the latest AndeStar™ V3 architecture, which is accompanied with toolchain, IDE, RTOS, Linux, middleware, and platform development IP. The N13's strength plus its ecosystem provide designers with the competitive edge for success in their embedded system solutions.
Key features
- Optimized pipeline for best performance with over 1 GHz
- Dynamic branch prediction accelerates loop execution
- Unified Local Memory (ULM) for simultaneous accesses
- 64-bit AXI bus for high bandwidth and low latency
- MMU and MPU for Linux and RTOS
- Support for FPU coprocessor and L2 cache
Block Diagram
AndesCore™ N1337 block diagram
Benefits
- Performance
- Highly compact program size through AndeStar™ V3 ISA
- Optional saturation instructions for efficient voice applications
- Single-cycle latency for most of 32-bit operations
- Extensive branch predictions to speed up branch control
- Efficient atomic access synchronization without locking system bus
- Low latency vectored interrupt improving real-time performance
- Single-cycle local memory interface with adjustable wait cycles
- Optional 2D Local Memory DMA for efficient data transfers
- Optional 64-bit datapath between bus and caches with power reduction architecture
- Optional HW page table walker for MMU
- Processor state bus to simplify SoC design and debugging
- Flexibility
- Easy arrangement of preemptive interrupts
- Memory-mapped IO space
- All-C Embedded Programming
- Stack protection hardware to help determining stack size needed, and detect runtime overflow error
- PC-relative jumps for position independent code
- JTAG-based debug support
- Performance monitors
- Support for bi-endian data accesses
- Support boot-up from AXI if both AHB and AXI exists
- Optional unified local memory interface for flexible code and data location
- Power Management
- Highly clock gating and logic gating
- Standby instructions to help power management
- N:1 core vs bus clock ratios
- PowerBrake technology to reduce peak power consumption
Applications
- Networking device
- WiFi device
- GPON
- Surveillance system
- ADAS
- Storage device
- Digital TV/Set top box
- Media center
Specifications
Identity
Part Number
AndesCore™ N1337
Vendor
Andes Technology Corp.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
R.O.C
Learn more about CPU IP core
Adding RISC-V CPU Custom Extensions Can Boost Performance, Reduce Power, and Cut Cost in 5G, AI. AR/VR, and IoT applications
By Andes
Building security into an AI SoC using CPU features with extensions
With the rapid deployment of artificial intelligence (AI), the focus of AI system on chip (SoC) design has been on building smarter, faster and cheaper
When a Platform Provider Becomes a Competitor: Why Arm’s Silicon Strategy Changes the Incentives
I work at a RISC-V IP company, and I genuinely root for Arm — probably more than most people in my position would admit. Not because I’m confused about who competes with whom, but because Arm’s best move for their shareholders is also RISC-V’s biggest tailwind yet.
AndeSentry – Andes’ Security Platform
Security has become a critical requirement across a wide range of applications, including mobile devices, automotive infotainment systems, and embedded platforms such as robotics. These systems must deliver robust security functionality with minimal performance overhead, which in turn requires tight and seamless integration between hardware and software to achieve optimal efficiency.
How Next-Gen Chips Are Unlocking RISC-V’s Customization Advantage
Unlike fixed-ISA alternatives, RISC-V enables developers to create domain-specific processors for their systems-on-chip (SoCs). Custom instructions can boost throughput, reduce energy consumption, and shrink silicon area, all while preserving software compatibility and ecosystem portability. RISC-V’s open nature also reduces vendor lock-in, enabling faster innovation across automotive, AI, security, and high-performance computing (HPC).
Frequently asked questions about CPU IP cores
What is High-performance Processor for Real-time and Linux Applications?
High-performance Processor for Real-time and Linux Applications is a CPU IP core from Andes Technology Corp. listed on Semi IP Hub.
How should engineers evaluate this CPU?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this CPU IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.