Vendor: CAST Category: Video Processing

H.264 Video Over IP – HD Decoder Subsystem

This Video Over IP Subsystem integrates H.264 Decompression, Transport Stream and RTP/UDP/IP de-capsulation to enable the rapid d…

Contact Provider Request Datasheet
H.264 / AVC View all specifications

Overview

This Video Over IP Subsystem integrates H.264 Decompression, Transport Stream and RTP/UDP/IP de-capsulation to enable the rapid development of complete video streaming products. Hardware reference designs and customization services complete the solution.

The subsystem uses the Low-Latency AVC/H.264 Baseline Profile Decoder Core and the RTP and UDPIP, hardware stacks available from CAST. Flexible interfaces allow easy integration of video, memory, and network controllers, and AXI4-Lite slave interfaces allow a host processor to access all control and status registers. An optional custom logic module allows standalone, processor-free operation and provides access to control and status registers via UDP packets. Video and stream data are transferred among the subsystem’s modules using AXI-Stream, making removing or adding modules straightforward.
  
The subsystem can decode Constraint Baseline Profile streams, encapsulated in RTP or plain UDP and features, sub-frame latency (no frame buffers are implemented). 

Key features

  • Ultra-Low Latency H.264 Video Decompression
    • Constraint Baseline Profile
    • RTP and UDPIP Decapsulation
    • Sub-frame latency capable
  • Host interface via AXi4-Lite or processor-free UDP-controlled operation
  • AXI4-ST bus for Video & Stream data
  • Supports HD – 720p30/60 and Full-HD – 1080p30
  • Customization Options
    • Integration with Video-Outn Controllers (e.g., DVI, HDMI, MIPI-CSI, or SDI)
    • Integration with IP-based MAC controllers (e.g., Ethernet or 802.11 WiFi)
  • Reference FPGA Designs
    • Drive display via HDMI, on Xilinx or Intel boards
    • Can work with CAST’s H.264 Encoder Subsystem Reference Designs

Block Diagram

H264OIP-HDD block diagram

Specifications

Identity

Part Number
H264OIP-HDD
Vendor
CAST
Type
Silicon IP

Compute

Codec Standard
H.264 / AVC

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

CAST
HQ: USA
Contact CAST

Learn more about Video Processing IP core

Understanding - and Reducing - Latency in Video Compression Systems

In the video world, latency is the amount of time between the instant a frame is captured and the instant that frame is displayed. Low latency is a design goal for any system where there is real-time interaction with the video content, such as video conferencing or drone piloting.

Understanding - and Reducing - Latency in Video Compression Systems

In the video world, latency is the amount of time between the instant a frame is captured and the instant that frame is displayed. Low latency is a design goal for any system where there is real-time interaction with the video content, such as video conferencing or drone piloting. But the meaning of “low latency” can vary, and the methods for achieving low latency aren’t always obvious. Here we’ll define and explain the basics of video latency, and discuss how one of the biggest impacts in reducing latency comes from choosing the right video encoding.

CANsec: Security for the Third Generation of the CAN Bus

CANsec is a resource-efficient solution for securing the CAN bus against the most common cyber security threats on software-defined vehicles. Here we show that the encryption and authentication of CAN XL frames are possible without latencies or loss...

Time Sensitive Networking for Aerospace

This white paper highlights the integration of Time-Sensitive Networking (TSN) in the aerospace industry. It provides an overview of TSN standards and profiles and the IEEE P802.1DP standard relevant to aerospace applications. It also discusses key topics such as time synchronization, latency, resource management, and reliability in the context of TSN.

Frequently asked questions about Video Processing IP

What is H.264 Video Over IP – HD Decoder Subsystem?

H.264 Video Over IP – HD Decoder Subsystem is a Video Processing IP core from CAST listed on Semi IP Hub.

How should engineers evaluate this Video Processing?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Video Processing IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP