Altera Adds Post-Quantum Security to Agilex 3 and Agilex 5 FPGAs
PQC-enabled Secure Boot and Secure Device Manager Help Protect IP, Strengthen System Security, and Support Long-life Designs
Vendor:
Altera
Category:
Ethernet
GTS Ethernet FPGA Hard IP
Ethernet is ubiquitous across many markets and applications.
Overview
Ethernet is ubiquitous across many markets and applications. The GTS Ethernet Intel FPGA Hard IP (EHIP) allows fast, flexible, and high-performance Ethernet implementation with minimal FPGA resource utilization. The EHIP includes a configurable, hardened protocol stack for Ethernet, compatible with the IEEE 802.3-2018 - IEEE Standard for Ethernet and the 25G/50G Ethernet Specification from the 25 Gigabit Ethernet Consortium.
GTS Ethernet Hard IP Connects an Increasing Number of Devices
Agilex™ 5 devices serve a broad range of applications that require high performance, lower power, and smaller form factors. These characteristics make them ideal for midrange FPGA applications across the edge and core including:
- Wireless and wireline communications
- Video and broadcast equipment
- Industrial applications
- Test and measurement products
- Medical electronics
- Data center
- Defense applications
The majority of the applications listed above utilize Ethernet connectivity and can leverage the EHIP to help accelerate their designs.
Features
|
Features |
Description |
|---|---|
|
Ethernet Rate/PMA combination [Data Rate]-[Number of PMA] |
|
|
PMA Type |
ETH MAC and OTM support on CH3 and CH2 per bank. All channels support PCS Direct and FlexE mode. |
|
Flexible Configuration |
|
|
Client interface |
|
|
Forward error correction (FEC) |
|
|
Precision Timing and Link Training |
|
Block Diagram
GTS Ethernet FPGA Hard IP block diagram
Specifications
Identity
Part Number
GTS Ethernet FPGA Hard IP
Vendor
Altera
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Ethernet IP core
Altera Expands DDR5 Memory Support Across Agilex FPGA Portfolio
Broad DDR5, LPDDR5 and LPDDR5X-compatible memory support gives developers more bandwidth, greater flexibility and improved supply resilience
Altera Introduces Next-Generation Agilex 9 Direct RF-Series SoC FPGA to Power the Future of High-Performance RF Systems
New solution addresses growing demands for bandwidth, flexibility, and real-time processing across aerospace, defense, and advanced communications systems
Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
FPGA AI Suite Delivers a New Spatial Architecture that Maps AI Algorithms Directly onto Agilex® Silicon
Altera and Arm Collaborate to Deliver Efficient, Programmable Solutions for AI Data Centers
Altera’s established FPGA footprint in data center infrastructure combines with the Arm AGI CPU to enable scalable, high-performance AI data center platforms
Altera Advances FPGA-Based Physical AI for Robotics and Edge Applications
Altera Agilex FPGAs power real-time, deterministic physical AI for robotics, industrial vision, and edge applications. The adaptable platforms integrate AI acceleration and control to deliver scalable, low-power performance for safety-critical systems.
Frequently asked questions about Ethernet IP cores
What is GTS Ethernet FPGA Hard IP?
GTS Ethernet FPGA Hard IP is a Ethernet IP core from Altera listed on Semi IP Hub.
How should engineers evaluate this Ethernet?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Ethernet IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.