eUSB2V2 Controller
Proven solution featuring host and peripheral
Overview
Proven solution featuring host and peripheral
eUSB2V2 scales up to 4.8Gbps of data rate with the flexibility to configure asymmetrical or symmetrical links to build an efficient system, depending on the intended application. In asymmetrical link mode, one direction can achieve speeds of up to 4.8Gbps, while the reverse can operate at a lower rate of 480Mbps. This flexibility allows for simpler designs, optimized power consumption, and reduced EMI noise. Symmetrical links can be configured to run at speeds between 960Mbps and 4.8Gbps.
Key features
- Meet low voltage requirement (1.0V – 1.2V)
- Up to 4.8Gbps scalable data rate
- Leverages existing USBSSP2 IP
- Burst transactions improvement for Isochronous Endpoints
- New MaxPacketSize for Bulk Endpoint (1024 bytes)
- Support for Legacy Protocol (HS Native Mode) operation
- Design flexibility with both asymmetrical and symmetrical links
- Configurable number of eUSB2V2 Ports
- No change in existing USB2/USB3 Port
Block Diagram
Benefits
- Complete IP Solution: PHY + Controller + Driver + VIP facilitates rapid SoC development
- Scale up to 4.8Gbps of Data Rate: Support both symmetrical and asymmetrical links
- Industry Standard Interface: Simplify system integration efforts
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about USB IP core
Trusted Autonomy with Cadence Super Agents & NVIDIA Open Agent Safety Platform
Cadence Collaborates With TSMC to Deliver Certified Tool Solutions and Industry-Leading, Silicon-Proven UALink IP on TSMC Advanced Processes
Cadence Expands ChipStack AI Super Agent with a New Agent for RTL Generation and Early PPA Optimization
Cadence Tensilica IP Powers Analog Devices’ Next-Generation DSP Architecture
Cadence Subsystem for PCIe 6.0 Architecture Achieves First-Pass PCI Express Specification Compliance
Frequently asked questions about USB IP cores
What is eUSB2V2 Controller?
eUSB2V2 Controller is a USB IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.
How should engineers evaluate this USB?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this USB IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.