Vendor: Cadence Design Systems, Inc. Category: USB

eUSB2V2 Controller

Proven solution featuring host and peripheral

Overview

Proven solution featuring host and peripheral

eUSB2V2 scales up to 4.8Gbps of data rate with the flexibility to configure asymmetrical or symmetrical links to build an efficient system, depending on the intended application. In asymmetrical link mode, one direction can achieve speeds of up to 4.8Gbps, while the reverse can operate at a lower rate of 480Mbps. This flexibility allows for simpler designs, optimized power consumption, and reduced EMI noise. Symmetrical links can be configured to run at speeds between 960Mbps and 4.8Gbps.

Key features

  • Meet low voltage requirement (1.0V – 1.2V)
  • Up to 4.8Gbps scalable data rate
  • Leverages existing USBSSP2 IP
  • Burst transactions improvement for Isochronous Endpoints
  • New MaxPacketSize for Bulk Endpoint (1024 bytes)
  • Support for Legacy Protocol (HS Native Mode) operation
  • Design flexibility with both asymmetrical and symmetrical links
  • Configurable number of eUSB2V2 Ports
  • No change in existing USB2/USB3 Port

Block Diagram

eUSB2V2 Controller block diagram

Benefits

  • Complete IP Solution: PHY + Controller + Driver + VIP facilitates rapid SoC development
  • Scale up to 4.8Gbps of Data Rate: Support both symmetrical and asymmetrical links
  • Industry Standard Interface: Simplify system integration efforts

Specifications

Identity

Part Number
eUSB2V2 Controller
Vendor
Cadence Design Systems, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about USB IP core

PCI Express Security and TEE Integration, Part 1 - Establishing Trust

Protecting processor memory alone is no longer sufficient. The entire I/O path must become part of the trusted computing architecture. To address this challenge, PCI-SIG® has developed a suite of complementary security technologies, including Data Object Exchange (DOE), Component Measurement and Authentication (CMA), Integrity and Data Encryption (IDE), and the TEE Device Interface Security Protocol (TDISP).

How a Multi-Protocol PHY Simplifies Physical AI Connectivity

Physical AI systems must move large amounts of data across two very different connectivity domains. Accelerators and local storage need high-bandwidth, low-latency links close to the compute SoC, while sensors and control modules require reliable connectivity across the larger platform. Supporting both domains with separate high-speed PHYs can increase silicon area and integration complexity.

Frequently asked questions about USB IP cores

What is eUSB2V2 Controller?

eUSB2V2 Controller is a USB IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.

How should engineers evaluate this USB?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this USB IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP