How Secure DDR Interfaces Protect DRAM from Memory Attacks
Brett Murdock, Dana Neustadter (Synopsys)
Vendor:
Eureka Technology, Inc.
Category:
DDR
DDR SDRAM Controller
DDR SDRAM Controller
Key features
- Supports industry standard Double Data Rate (DDR) SDRAM from 64Mbit to 512Mbit device sizes.
- Page hit detection to support multiple column accesses within the same row.
- Pipeline access allows continuous data bursting.
- External pin reduction by transferring 2 bits of data per pin.
- Provide user data at twice the data width compared to DDR SDRAM data.
- Programmable SDRAM data width and user word size.
- Supports burst lengths of 2, 4 and 8 words.
- Programmable SDRAM access timing parameters.
- Supports multiple external SDRAM banks.
- Automatic refresh generation with programmable refresh intervals.
- Self-refresh mode to reduce system power consumption.
- Programmable memory configuration registers.
- Integrated data buffer synchronizes user interface with DDR SDRAM data.
- Designed with synthesizable HDL for ASIC and FPGA synthesis.
Block Diagram
EP530 block diagram
What’s Included?
- netlist
- routing control file
- verilog/vhdl source code
- test vectors
- test benches
- design templates.
Specifications
Identity
Part Number
EP530
Vendor
Eureka Technology, Inc.
Type
Silicon IP
Controller / PHY
Controller
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about DDR IP core
The complete series of high-end DDR IP solutions of Innosilicon is industry-leading and across major foundry processes
In recent years, emerging industries such as AI, Internet of Things, 5G, and intelligent networked vehicles have flourished, and the high requirements for performance have greatly increased the scale and complexity of chips, constantly challenging IP limitations.
Secure DDR DRAM Against Rowhammer, RAMBleed, and Cold-Boot Attacks
Dana Neustadter, Senior Product Manager for Security Solutions, and Brett Murdock, Director, Product Line Management for Memory Interface IP, Synopsys Solutions Group
DDR IP Hardening - Overview & Advance Tips
DDR is most critical IP to SoC’s successful operation, because processors in SoC typically spends the majority of its cycles on reading and writing to DDR memory.
Which DDR SDRAM Memory to Use and When
This whitepaper provides an overview of the JEDEC memory standards to help SoC designers select the right memory solution, including IP, that best fits their application requirements.
DDR5/4/3/2: How Memory Density and Speed Increased with each Generation of DDR
Frequently asked questions about DDR Interface IP
What is DDR SDRAM Controller?
DDR SDRAM Controller is a DDR IP core from Eureka Technology, Inc. listed on Semi IP Hub.
How should engineers evaluate this DDR?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DDR IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.