Vendor: Xylon Category: Single-Protocol PHY

Camera Sub-LVDS Receiver

The logiSLVDS_RX IP core enables easy interfacing of ultra high resolution Sony CMOS image sensors to image signal processing pip…

Contact Provider Request Datasheet

Overview

The logiSLVDS_RX IP core enables easy interfacing of ultra high resolution Sony CMOS image sensors to image signal processing pipelines and application processors implemented in Xilinx All Programmable devices. High speed data transfers are supported by the Sub-LVDS differential interface, which is a reduced voltage form of the LVDS signaling. The IP core can be configured to support up to 10 interface lanes (differential pairs). It performs data deserialization, recognizes camera sync codes, optionally generates HSYNC and VSYNC signals required by the sensor, buffers pixels to decouple image sensor and the internal SoC bus, and outputs the video data packaged in compliance to the AXI4-Stream interface. It can also mark two different exposure video lines when used with HDR image sensors. In order to support the highest possible input video resolutions, the logiSLVDS_RX IP core can be configured for parallel processing of 2 or 4 pixels per clock.

Key features

  • Supports Xilinx® Zynq®-7000 AP SoC, 7 Series and newer FPGA families
  • Enables easy interfacing of Ultra HD CMOS image sensor
  • Supports Sub-LVDS interface and recognizes major Sony IMX image sensor sync codes
  • Fully compatible with the Sony IMX274 and IMX317 (8MP) CMOS image sensors
  • Xylon supports modifications and adoption for other sensors through design services
  • Supported number of bus lanes: 4, 6, and 10
  • Supports Raw Bayer 10-bit video input and 8/10-bit video output
  • Enables parallel processing of 1, 2 or 4 pixels per clock
  • Generates SYNC signals for sensors and marks different exposures in the HDR video input
  • Video Input and output are ARM® AMBA® AXI4-Stream protocol compliant
  • Optional registers are AMBA AXI4-Lite protocol compliant
  • Available for Xilinx Vivado® IP Integrator

Specifications

Identity

Part Number
logiSLVDS_RX
Vendor
Xylon
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Xylon
HQ: Croatia
Contact Xylon

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is Camera Sub-LVDS Receiver?

Camera Sub-LVDS Receiver is a Single-Protocol PHY IP core from Xylon listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP