Vendor: Silvaco, Inc. Category: Single-Protocol PHY

LVDS I/O IP - High Frequency Transceiver

The Low Voltage Differential Signaling (LVDS) I/O library is a high-frequency interface that uses differential signals for data t…

Overview

The Low Voltage Differential Signaling (LVDS) I/O library is a high-frequency interface that uses differential signals for data transmission. Typical LVDS I/O applications include displays, printers, and other high-speed data interfaces. This LVDS IP includes a transmitter, receiver, and a novel equalization design supporting programmable pre-emphasis at the transmitter. Operating at 1 GHz, this LVDS supports data transfers rates up to 2 Gbs. Including built-in termination resistors, DFT compliance, and robust ESD, this LVDS I/O delivers the most reliable performance and is silicon proven.

Key features

  • Up to 1 GHz operation (2 Gbs)
  • Novel equalization with programmable emphasis
  • Compensation block provides PVT-invariance
  • Built-n termination resistors
  • Common mode support of both RX and TX
  • 2 KV HBM ESD compliance
  • Operating temperature of -40°C to 125°C•Silicon proven

Block Diagram

LVDS I/O IP - High Frequency Transceiver block diagram

What’s Included?

  • Models
  • IBIS
  • Timing
  • LEF
  • GDSII
  • Datasheet

Specifications

Identity

Part Number
LVDS I/O IP - High Frequency Transceiver
Vendor
Silvaco, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Silvaco, Inc.
HQ: United States

Learn more about Single-Protocol PHY IP core

Silvaco to Accelerate Physics-Based Digital Twins for Semiconductor Design and Manufacturing Using NVIDIA AI and Accelerated Computing

Silvaco is combining decades of physics-based modeling expertise with NVIDIA’s accelerated computing, CUDA-X™ libraries, PhysicsNeMo, Omniverse libraries, and Nemotron open models to help customers build, train, and deploy high-fidelity digital twins capable of predicting, optimizing, and validating complex semiconductor systems with unprecedented speed and accuracy.

Silvaco Reports Fourth Quarter and Full-Year 2025 Financial Results

Secured second artificial intelligence-driven machine learning (AI/ML) FTCO™ customer, driving revenue above high end of guided range. Executing cost reduction strategies ahead of expectations, resulting in operating expenses below midpoint of guided range. Q4’25 operating loss less than anticipated and cash burn, excluding one-time items, to reduce dramatically in Q1’26

Frequently asked questions about Single-Protocol PHY IP

What is LVDS I/O IP - High Frequency Transceiver?

LVDS I/O IP - High Frequency Transceiver is a Single-Protocol PHY IP core from Silvaco, Inc. listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP