Vendor: Cadence Design Systems, Inc. Category: DSP Core

Cache-Coherent HiFi 5s Symmetric Multiprocessor

Efficient 32-bit processing for audio enhancement algorithms, wideband voice codecs, and multi-channel audio The Cadence® Tensili…

Overview

Complex Audio and AI Processing Combined with Ease of Programming

Most audio and speech system on chips (SoCs) utilize multiple Cadence Tensilica HiFi DSPs to manage complex codecs and advanced processing, often combining traditional DSP and AI algorithms. Typically, these DSPs are deployed in a non-coherent manner, requiring manual partitioning of algorithms and synchronization, which can lead to challenges like resource fragmentation and software reliability issues. The first issue results in underutilization of compute resources, leading to product feature/quality tradeoffs. The second increases system validation time with a high likelihood of costly errors escaping to the field.

The Cadence Tensilica Cache-Coherent HiFi 5s Symmetric Multiprocessor (SMP) unburdens the software from the treacherous task of inter-processor synchronization. Manual resource partitioning for compute cores and memory is avoided. Software can now focus on dynamic sharing of all available resources, thereby unlocking rich, context-sensitive adaptive features. With hard partitioning eliminated, microphone input and speaker output data paths can all be sent to the same subsystem. Input and output software algorithms, whether from internal teams or external partners, can easily share common resources to achieve optimal performance.

With all the limitations of non-coherent architecture avoided, software reliability and time to market are greatly improved, decreasing development costs and enhancing customers’ competitiveness.

Feature

Cache-Coherent HiFi 5s SMP

Number of Cores

2 to 8

L2 Size

Up to 8MB

L2 Config

All RAM, all cache or hybrid

L2 Clock Rate

Same as HiFi 5s core frequency

L2 Performance Features

Up to 64 outstanding transactions

L2 Bandwidth

64GB or 128GB R/W at 1GHz

Coherency Protocol: Core L1$ to L2$/L2RAM

ACE

Coherency Protocol: Core L2$/L2RAM to L3

ACE-Lite

Coherency Protocol: Host to L2$/L2RAM

ACE-Lite with ACP (Accelerator Coherency Port) support

HiFi 5s iDMA Protocol to L3

ACE-Lite

Host to HiFi 5s DTCM Protocol

AXI4
Multiprocessor Debug APB/ATB/JTAG
Interrupt Distributer Broadcast, dedicated, and interprocessor

Key features

  • Scalable SMP built on the highest performing audio DSP, the HiFi 5s DSP
  • Hardware-managed coherency
  • Multicore RTOS eases application programming
  • Fully supported by XTSC SystemC simulation

Block Diagram

Click to open fullscreen

Benefits

Hardware-Snooped Cache Coherency

Eliminates the need for software-based coherency, as coherency between cores is handled in hardware through L1$ snooping and L2$ management

Scalable SMP Performance

Supports symmetric multiprocessing with two to eight identical HiFi 5s DSPs, ensuring scalable performance. Supports limited synchronization with host based on Arm ACP protocol

Multicore Realtime OS

Supports multiple real-time operating systems, including Multicore Zephyr, Multicore FreeRTOS, and Multicore XOS, providing flexibility and reliability.

Cluster Control

Includes features such as an interrupt distributor, APB, JTAG, TRAX, and power shutoff, ensuring efficient cluster control and management

Applications

  • Automotive,
  • Communications,
  • Consumer Electronics,
  • Data Processing,
  • Industrial and Medical,
  • Military/Civil Aerospace,
  • Others

Specifications

Identity

Part Number
Cache-Coherent HiFi 5s SMP
Vendor
Cadence Design Systems, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about DSP Core IP core

Heterogeneous Multicore using Cadence IP

This blog presents a heterogeneous multicore system built with the RISC-V Host CPU and Cadence IP: Xtensa DSPs, and the Janus Network-on-Chip (NoC). While this example uses an RISC-V CPU, any other ISA with similar capabilities can also serve as the host CPU.

Accelerate Automotive System Design with Cadence AI-Driven DSPs

At CadenceLive Silicon Valley 2025, Amit Kumar, Director of Product Management and Marketing, emphasized how Cadence’s specialized DSPs and AI intellectual property (IP) cores are key to developing future automotive systems. This blog is an excerpt from that presentation. It discusses how AI-powered DSPs foster innovation in the automotive industry and how Cadence enables this modernization.

CNNs and Transformers: Decoding the Titans of AI

In the rapidly advancing field of artificial intelligence, two neural network architectures have become prominent: convolutional neural networks (CNNs) and transformers. Each architecture has brought significant advancements to various domains, ranging from image recognition, video surveillance to natural language processing (NLP), speech recognition and generation, multimodal AI and more. This article aims to compare their differences and respective strengths and highlight how specialized hardware like Tensilica Vision DSPs accelerates these models for real-world applications.

Role of Time-of-Flight Sensors in Automotive

The automotive sector is undergoing a profound transformation, moving beyond basic detection to a comprehensive, real-time 3D understanding of both the external environment and the vehicle's interior. ToF is emerging as a pivotal technology, offering precise 3D depth and distance information essential for navigating complex environments and understanding in-cabin dynamics.

Enkl Sound Elevates Audio Tech with Tensilica HiFi DSP for Unmatched Excellence

In the rapidly evolving world of audio technology, Enkl Sound Copenhagen emerges as a beacon of innovation, blending timeless Scandinavian design with the pulsating heart of cutting-edge digital sound processing. At the core of this synthesis lies the partnership with Cadence—a union that exemplifies a shared commitment to excellence in audio quality and energy-efficient design.

Cadence Launches Cache-Coherent HiFi 5s SMP for Next-Gen Audio Applications

To ease the programming of multiple DSPs, Cadence has upgraded its flagship Xtensa LX8 Platform with symmetric multiprocessing capability. The new Xtensa Multicore LX8 Platform allows SoC designers to automatically generate a cluster of up to eight symmetric multiprocessors (SMP) with hardware cache coherency.

Frequently asked questions about DSP Core IP cores

What is Cache-Coherent HiFi 5s Symmetric Multiprocessor?

Cache-Coherent HiFi 5s Symmetric Multiprocessor is a DSP Core IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.

How should engineers evaluate this DSP Core?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DSP Core IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP