Vendor: Altera Category: Ethernet

50G Ethernet Intel® FPGA IP

The 50G Ethernet Intel® FPGA IP core implements the 25G & 50G Ethernet Specification, Draft 1.4 from the 25 Gigabit Ethernet Cons…

Contact Provider Request Datasheet

Overview

The 50G Ethernet Intel® FPGA IP core implements the 25G & 50G Ethernet Specification, Draft 1.4 from the 25 Gigabit Ethernet Consortium and the IEEE 802.3by 25Gb Ethernet draft. The IP core includes an option to support unidirectional transport as defined in Clause 66 of the IEEE 802.3-2012 Ethernet Standard. The MAC client side interface for the 50 Gbps Ethernet IP core is a 128-bit Avalon® streaming interface (Avalon-ST). It maps to two 25.78125 Gbps transceivers.The IP core provides standard media access control (MAC) and physical coding sublayer (PCS), and PMA functions shown in the following block diagram. The PHY comprises the PCS and PMA.

Key features

  • PHY:
    • Soft PCS logic that interfaces seamlessly to Intel® Agilex® F-Tile FPGA 51.5625 gigabits per second (Gbps) serial transceiver.
  • Frame structure control:
    • Support for jumbo packets, defined as packets greater than 1,500 bytes.
    • Receive (RX) cyclic redundancy check (CRC) removal and pass-through control. Transmit (TX) CRC generation.
    • RX and TX preamble pass-through option for applications that require proprietary user management information transfer.
    • TX automatic frame padding to meet the 64-byte minimum Ethernet frame length.
  • Frame monitoring and statistics:
    • RX CRC checking and error reporting.
    • Optional RX strict SFD checking per IEEE specification.
    • RX malformed packet checking per IEEE specification.
    • Optional fault signaling detects and reports local fault and generates remote fault, with IEEE 802.3ba-2012 Ethernet Standard Clause 66 support.
    • Unidirectional transport as defined in Clause 66 of the IEEE 802.3-2012 Ethernet Standard.
  • Debug and testability:
    • Programmable serial PMA local loopback (TX to RX) at the serial transceiver for self-diagnostic testing.
    • Optional access to Intel® FPGA Debug Host Endpoint (ADME) for serial link debugging or monitoring PHY signal integrity.
  • User system interfaces:
    • Avalon® Memory-Mapped (Avalon-MM) management interface to access the IP core control and status registers.
    • Avalon® streaming (Avalon-ST) data path interface connects to client logic.
    • Ready latency of 0 clock cycles for Avalon-ST TX interface.
    • Hardware and software reset control.

Block Diagram

50G Ethernet Intel® FPGA IP block diagram

Specifications

Identity

Part Number
50G Ethernet Intel® FPGA IP
Vendor
Altera
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Altera
HQ: USA
Contact Altera

Learn more about Ethernet IP core

Scalable architectures for high-bandwidth Ethernet line cards

As more consumers receive streaming video in various formats over the Internet, demand for bandwidth continues to increase. However, consumers watching streaming movies via their Xbox or Wii, or viewing YouTube on their computers, are not paying more for the additional gigabits they download each month watching these video feeds. This is one of many factors fueling the demand for higher bandwidth while yielding lower price per gigabit of bandwidth.

Frequently asked questions about Ethernet IP cores

What is 50G Ethernet Intel® FPGA IP?

50G Ethernet Intel® FPGA IP is a Ethernet IP core from Altera listed on Semi IP Hub.

How should engineers evaluate this Ethernet?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Ethernet IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP